參考文獻 |
[1] T. Saeki, Y. Nakaoka, M. Fujita, A. Tanaka, K. Nagata, K. Sakakibara, T. Matano, Y. Hoshino, K.Miyano, S. Isa, E. Kakehashi, J.M. Drynan, M. Komuro, T. Fukase, H. Iwasaki, J. Sekine, M. Igeta, N. Nakanishi, T. Itani, K. Yoshida, and H. Yoshino, S. Hashimoto, T. Yoshil, M. Ichinose, T. Imura, M. Uziie, K. Koyama, Y. Fukuzo, T. Okuda “A 2.5-ns Clock Access 250-MHz 256-Mb SDRAM with A Synchronous Mirror Delay,” IEEE ISSCC Dig. Tech. Paper, pp. 374-375, Feb. 1996.
[2] T. Saeki, H. Nakamura, and J. Shimizu “A 10ps Jitter 2 Clock Cycle Lock Time Cmos Digital Clock Generator Based on An Interleaved Synchronous Mirror Delay Scheme,” VLSI Circuits, Dig. Tech. Paper, pp. 109-110, Jun. 1997.
[3] Kihyuk Sung, Byung-Do Yang, and Lee-Sup Kim “Low Power Clock Generator Based on Area-reduced Interleaved Synchronous Mirror Delay,” Electronics Letters, vol. 38, no.9, pp. 399-400, Apr. 2002
[4] T. Saeki, K. Minami, H. Yoshida, and H. Suzuki “A Direct-skew-detect Synchronous Mirror Delay for Application-specific Integrated Circuits,” IEEE J. Solid-State Circuits, vol. 34, no 3, pp. 372-379, Mar. 1999.
[5] Daeyun Shim, Dong-Yun Lee, Sanghun Jung, Chang-Hyun Kim, and Wonchan Kim “An Analog Synchronous Mirror Delay for High-speed DRAM Application,” IEEE J. Solid-State Circuits, vol. 34, no 4, pp. 484-493, Apr. 1999.
[6] Chih-Hao Sun and Shen-Iuan Liu “A Mixed-Mode Synchronous Mirror Delay Insensitive To Supply And Load Variations,” Journal Of Analog Integrated Circuits And Signal Processings, vol. 39, pp. 75-80, Apr. 2004.
[7] Kihyuk Sung and Lee-Sup Kim “A High-resolution Synchronous Mirror Delay Using Successive Approximation Register,” IEEE J. Solid-State Circuits, vol. 39, no 11, pp. 1997-2004, Nov. 2004.
[8] Hung, Cheng-Liang; Wu, Chen-Lung and Cheng, Kuo-Hsing “Arbitrary Duty Cycle Synchronous Mirror Delay Circuits Design,” IEEE Asian Solid-State Circuit Conference, pp. 283-286, Nov. 2006.
[9] Daeyun Shim, Yeon-Jae Jung, Seung-Wook Lee, and Wonchan Kim “Fast Locking Clock Generator Using Analog Synchronous Mirror Delay Technique with Feedback Control,” Solid-State and Integrated-Circuits Technology, vol. 2, pp. 1125-1127, Oct. 2001.
[10] Seong-Jin Jang, Young-Hyun Jun, Jae-Goo Lee, and Bai-Sun Kon “ASMD With Duty Cycle Correction Scheme for High-Speed DRAM,” Electronics Letters, vol. 37, no.16, pp. 1004-1006, Aug. 2001.
[11] Jeong-Seok Chae, Daejeong Kim, and Dong Myeong Kim “Wide Range Single-Way-Pumping Synchronous Mirror Delay,” Electronics Letters, vol. 36, no.11, pp. 939-940, May 2000.
[12] Sei Hyung Jang “A New Synchronous Mirror Delay With An Auto-Skew-Generation circuit,” ISCAS, Vol. 5, pp. 397-400, May 2003.
[13] Tae-Sung Kim, Sung-Ho Wang, and Beomsup Kim “A Low Jitter, Fast Locking Delay Locked Loop Using Measure And Control Scheme,” Mixed-Signal Design, SSMSD, Southwest Symposium on, pp. 45-50, Feb. 2001.
[14] Yong Jin Yoon, Hyuck In Kwon, Jong Duk Lee, Byung Gook Park, Nam Seog Kim, Uk Rae Cho, and Hyun Guen Byun “Synchronous Mirror Delay For Multiphase Locking,”IEEE J. Solid-State Circuits, vol. 39, no 1, pp. 150-156, Jan. 2004.
[15] Yi-Ming Wang and Jinn-Shyan Wang “A Low-power Half-Delay-Line Fast Skew-Compensation Circuit,” IEEE J. Solid-State Circuits, vol. 39, no 6, pp. 906-918, Jun. 2004.
[16] Kuo-Hsing Cheng, Chen-Lung Wu, Yu-Lung Lo and Chia-Wei Su “A Phase-Detect Synchronous Mirror Delay For Skew-Compensation Circuit,” IEEE International Symposium on Circuits and Systems, vol.2, pp. 1070-1073, May 2005.
[17] Kuo-Hsing Cheng, Chen-Lung Wu, Chia-Wei Su and Yu-Lung Lo “A Phase-Locked Pulse Width Control Loop With Programmable Duty Cycle,” IEEE ASIA-PACIFIC Conference on ASIC, pp. 84-87, Aug. 2004.
[18] Hong, Kai-Wei, Lee Chien-Hsien, Cheng Kuo-Hsing, Wu Chen-Lung and Yang Wei-Bin “A Variable Duty Cycle with High-Resolution Synchronous Mirror Delay,” IEEE International Conference on Electronics, Circuits and Systems, pp. 569-572, Dec. 2006.
[19] Nakaya Hiroaki, Sasaki Yasuhiko, Kato Naoki, Arakawa Fumio and Shimizu Toru “An Alternative Cyclic Synchronous Mirror Delay for Versatility in Highly Integrated SoC,” IEEE Asian Solid-State Circuit Conference, pp. 279-282, NOV. 2006.
[20] Tsung-Chu Huang, Gau-Bin Chang and Ling Li “Congruence Synchronous Mirror Delay,” IEEE International Symposium on Circuits and Systems, pp.2184-2187, May 2007.
[21] Zeng Xianjun, Ji Rong, Huang Shizhen, Chen Liang, Luo Gang and Zhang Junfeng “A Novel Clock Duty-Cycle Corrector of DSP Systems,” Congress on Image and Signal Processing, vol.2, pp.561-564, May 2008.
|