參考文獻 |
[1] C. T. Liu, “Revolution of the TFT LCD Technology,” IEEE/OSA J. Display Technology, vol. 3, no. 4, pp. 342-350, Dec. 2007.
[2] Hee-Gook Lee, “Strategic Consideration for Design of Digital TV System-in-Chip Products,” in Proc. IEEE Int. Conf. Asian Solid-State Circuits (A-SSCC), Nov. 2007, pp. 1-4.
[3] Yutaka Ishii, “The World of Liquid-Crystal Display TVs-Past, Present, and Future,” IEEE/OSA J. Display Technology, vol. 3, no. 4, pp. 351-360, Dec. 2007.
[4] Jun H. Souk and Jongseo Lee, “Recent Picture Quality Enhancement Technology Based on Human Visual Perception in LCD TVs,” IEEE/OSA J. Display Technology, vol. 3, no. 4, pp. 371-376, Dec. 2007.
[5] Digital Compression and Coding of Continuous Tone Still Images—Requirements and Guidelines, Sept. 1993. ISO/IEC 10918-1, ITU Recommend. T.81.
[6] “JPEG 2000 part 1 final draft international standard,” Int. Standards Org./Int. Electrotech. Comm. (ISO/IEC), ISO/IEC FDIS15 444-1, Dec. 2000.
[7] ISO/IEC JTC1/SC29 WG1 ITU-T SG8 (JPEG/JBIG), CD 14495, “Lossless and near-lossless coding of continuous still images (JPEG-LS),” 1998.
[8] X. Wu and N. D. Memon, “Context-based, adaptive, lossless image coding,” IEEE Trans. Commun., vol. 45, pp. 437-444, Apr. 1997.
[9] P. G. Howard and J. S. Vitter, “Fast and efficient lossless image compression,” in Proc. IEEE Int. Conf. Data Compression, 1993, pp. 501-510.
[10] “Information technology-Coding of audio-visual objects-Part 2: Visual,” Int. Standards Org./Int. Electrotech. Comm. (ISO/IEC), ISO/IEC 14 49602, 1999.
[11] Joint Vide Team (JVT) of ISO/IEC MPEG and ITU-T VCEG, “Draft ITU-T recommendation and final draft international standard of joint video specification (ITU-T Rec. H.263/ISO/IEC 14 496-10 AVC)”, JVTG 050, 2003.
[12] Po-Chih Tseng, Yung-Chi Chang, Yu-Wen Huang, Hung-Chi Fang, Chao-Tung Huang, and Liang-Gee Chen, “Advances in Hardware Architectures for Image and Video Coding-A Survey,” Proceedings of IEEE, vol. 93, no. 1, pp. 184-197, Jan. 2005.
[13] Shao-Yi Chien, Yu-Wen Huang, Ching-Yeh Chen, Homer H. Chen, and Liang-Gee Chen, “Hardware Architecture Design of Video Compression for Multimedia Communication Systems,” IEEE Communication Magazine, pp. 123-131, Aug. 2005.
[14] Tsu-Ming Liu, Ting-An Lin, Sheng-Zen Wang, and Chen-Yi Lee, “A Low-Power Dual-Mode Video Decoder for Mobile Applications,” IEEE Communication Magazine, pp. 119-126, Aug. 2006.
[15] Tung-Chien Chen et al, “Analysis and Architecture Design of an HDTV720p 30 Frames/s H.264/AVC Encoder,” IEEE Trans. Circuit Sys. Video Technol., vol. 61, no. 6, pp. 673-688. Jun. 2006.
[16] D. Huffman, “A method for the construction of minimum redundancy codes,” Proc. IRE, 1958, vol. 140, pp. 1098-1011, Sep. 1952.
[17] S. Colomb, “Run Length Encoding,” IEEE Trans. Inform. Theory, vol. IT-12, pp. 399-401, Jul. 1966.
[18] G.G. Langdon, “An Introduction to Arithmetic Coding,” IBM J. Res. Development, pp. 135-149, Mar. 1984.
[19] J. Ziv and A. Lempel, “A Universal Algorithm for Sequential Data Compression,” IEEE Trans. Inform. Theory, vol. IT-23, no. 2, pp. 399-401, May. 1977.
[20] T. Welsh, “A Technique for high-performance data compression,” IEEE Computer, vol. 17, pp. 8-10, 1984.
[21] L. Yang, R. P. Dick, H. Lekatsas, and S. Chakradhar, “CRAMES: Compressed RAM for Embedded Systems,” Proc. Int. Conf. Hardware/Software Codesign and System Synthesis, pp. 93–98, Sep. 2005.
[22] Lei Yang, H. Lekatsas, R. P. Dick, “High-performance operating system controlled memory compression,” Proc. Int. Conf. Design Automation Conference, pp. 701–704, Jul. 2006.
[23] Jose Luis and Simon Jones, “Gbit/s Lossless Data Compression Hardware,” IEEE Trans. Very Large Scale Integration, vol. 11, no. 3, pp. 499-510, Jun.. 2003.
[24] Mark Milward, Jose Luis Nunez, and David Mulvaney, “Design and implementation of a Lossless Parallel High-Speed Data Compression System,” IEEE Trans. Parallel and Distributed Systems, vol. 15, no. 6, Jun. 2004.
[25] Rizwana Mehboob, Shoab A. Khan, and Zaheer Ahmed, “High Speed Lossless Data Compression Architecture,” in Proc. IEEE Int. Conf. Multitopic, 2006, pp. 84-88.
[26] M. J. Weinberger, G. Seroussi, and G. Sapiro, “The LOCO-I Lossless Image Compression Algorithm: Principles and Standardization into JPEG-LS,” IEEE Trans. Image Processing, vol. 9, no. 8, pp. 1309-1324, Aug. 2000.
[27] M.J. Weinberger, G. Seroussi, and G. Sapiro, “LOCO-I: A low complexity, context-based, lossless image compression algorithm,” in Proc. 1996 Data Compression Conference, Snowbird, UT, Mar. 1996, pp. 140-149.
[28] Information Technology – Lossless and Near-Lossless Compression of Continuous-Tone Still Images, 1999. ISO/IEC 14495-1, ITU Recommend. T.87.
[29] M. J. Weinberger, J. Rissanen, and R. Arps, "Applications of universal context modeling to lossless compression of gray-scale images," Journal, IEEE Trans. Image Processing, vol. 5, pp. 575-586, Apr. 1996.
[30] G. G. Langdon Jr., “An adaptive run-length coding algorithm,” IBM Tech. Disclosure Bull., vol. 26, pp. 3783-3785, Dec. 1983.
[31] S. W. Golomb, “Run-length encodings,” IEEE Trans. Inform. Theory, vol. IT-12, pp.399-401, July 1966.
[32] A. Netravali and J.O. Limb, “Picture Coding: A review,” Proc. IEEE, vol, 68, pp. 366-406, 1980.
[33] Li Xiaowen et al, “A Low Power, Fully Pipelined JPEG-LS Encoder for Lossless Image Compression,” in Proc. IEEE Int. Conf. Multimedia and EXPO, 2007, pp. 1906-1909.
[34] Markos Papadoniko Lakis, Vasilleios Pantazis, and Athanasios P. Kakarountas, ”Efficient High-Performance ASIC Implementation of JPEG-LS Encoder,” in Proc. Int. Design Automation and Test in Europe Conf & Exhibition., 2007, pp. 1-6.
[35] Chih-Chi Cheng, Po-Chih Tseng, Chao-Tsung Huang, and Liang-Gee Chen, “Multi-mode embedded compression codec engine for power-aware video coding system,” IEEE Workshop. Signal Processing Systems, 2005, pp. 532-537.
[36] G. G. Langdon Jr. and M. Manohar, “Centering of context-dependent components of prediction error distributions,” Proc. SPIE, vol. 2028,pp. 26–31, July 1993.
[37] M. Ferretti and M. Boffadossi, “A Parallel Pipelined Implementation of LOCO-I for JPEG-LS,” in Proc. IEEE Int. Conf. Pattern Recongnition, 2004, pp769-772.
[38] Xinkai Chen, Hanjun Jiang, XiaoWen Li, Zhihua Wang, “A Novel Comrpession Method for Wireless Image Sensor Node,” in Proc. IEEE Int. Conf. Asian Solid-State Circuits (A-SSCC), Nov. 2007, pp. 184-187.
[39] Chih-Chi Cheng, Po-Chih Tseng, Chao-Tsung Huang, and Liang-Gee Chen, “Multi-mode embedded compression codec engine for power-aware video coding system,” IEEE Trans. Circuits Syst. Video Technol., vol. 19, no. 2, pp. 141-150, Feb.. 2009.
[40] CIC Training Manual (A403), “Introduction to Digital IC Testing,” Jul, 2003.
[41] Tsun-Hsu Chang, “Minimizing Switching Noise in a Power Distribution Network Using External Coupled Resistive Termination,” IEEE Trans. Advanced Packing, vol. 28, no. 4, pp. 754-760, Nov. 2005.
[42] Li-Rong Zheng and Tenhunen, “Fast Modeling of Core Switching Noise on Distributed LRC Power Grid in ULSI Circuits ,” IEEE Trans. Advanced Packing, vol. 24, no. 3, pp. 245-254, Aug. 2001.
[43] Habal H., Mayaram K. and Fiez T.S., “Accurate and Efficient Simulation of Synchronous Digital Switching Noise in Systems on A Chip,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 3, pp. 330-338, Mar. 2005.
[44] Jongbae Park, Hyungsoo Kim, Youchul Jeong, Jingook Kim, Jun So Pak, Dong Gun Kam and Joungho Kim, “Modeling and Measurement of Simultaneous Switching Noise Coupling through Signal via Transition,” IEEE Trans. Advanced Packing, vol. 29, no. 3, pp. 548-559, Aug. 2006.
[45] Vemuru S.R, “Effects of Simultaneous Switching Noise on The Tpered Buffer Design,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 5, no. 3, pp. 290-300, Sep. 1997.
[46] Becker W.D, Eckhard J, Frech R.W, Katopis G.A, Klink E, McAllister M.F, McNamara T.G, Muench P, Richter S.R, Smith H, “Modeling, Simulation, and Measurement of Mid-frequency Simultaneous Switching Noise in Computer Systems,” IEEE Trans. Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, vol. 21, no. 2, pp. 157-163, May. 1998.
[47] Yook J.-G, Chandramouli V, Katehi L.P.B, Sakallah K.A, Arabi T.R and Schreyer T.A, “Computation of Switching Noise in Printed Circuit Boards,” IEEE Trans. Components, Packaging, and Manufacturing Technology, Part A: Advanced Packaging, vol. 20, no. 1, pp. 64-75, Mar. 1997.
[48] Nanju Na, Jinwoo Choi, Swaminathan M, Libous J.R, O'Connor D.P, “Modeling and Simulation of Core Switching Noise for ASICs,” IEEE Trans. Advanced Packing, vol. 25, no. 1, pp. 4-11, Feb. 2002.
[49] Tang K.T and Friedman E.G, “Simultaneous Switching Noise in On-chip CMOS Power Distribution Networks,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 10, no. 4, pp. 487-493, Aug. 2002.
[50] Li Ding and Mazumder P, “Simultaneous Switching Noise Analysis Using Application Specific Device Modeling,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 11, no. 6, pp. 1146-1152, Dec. 2003.
[51] Behzad Razavi, “Design of Analog CMOS Integrated Circuit,” McGrawHill, 2001.
[52] Wu T.-L, Chuang H.-H and Wang T.-K, “Overview of Power Integrity Solutions on Package and PCB: Decoupling and EBG Isolation, ”IEEE Trans. Electromagnetic Compatibility, vol. 52, no. 2, pp. 346-356, Dec. 2010.
[53] Jie Gu, Hanyong Eom and Kim C.H, “On-Chip Supply Noise Regulation Using a Low-Power Digital Switched Decoupling Capacitor Circuit,” IEEE J. Solid-State Circuits, vol. 44, no. 6, pp. 1765-1775, Jun. 2009.
[54] H.-H. Chen, J.-S. Neely, M.-F, Wang and G. Co, “On-chip Decoupling Capacitor Optimization for Noise and Leakage reduction,“ Proc. Symp. Integrated Circuits and Systems Design, pp. 251-255, 2003.
[55] M. Ang , R. Salem and A. Taylor, “An On-Chip Voltage Regulator Using Switched Decoupling Capacitors,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, pp. 438-439, 2000.
[56] J. Gu, R. Harjani and C. Kim, “Distributed Active Decoupling Capacitors for On-Chip Supply Noise Cancellation in Digital VLSI Circuits”, Symp. VLSI Circuits Dig., pp. 216-217, 2006.
[57] Jie Gu; Harjani, R.; Kim, C.H, “Design and Implementation of Active Decoupling Capacitor Circuits for Power Supply Regulation in Digital ICs,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 17, no. 2, pp. 292-301, Feb. 2009.
[58] M. Popovich and E. G. Friedman, “Decoupling Capacitors for Multi-Voltage Power Distribution Systems,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 3, pp. 217-228, 2006.
[59] A. V. Mezhiba and E. G. Friedman, “Scaling Trends of On-Chip Power Distribution Noise,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 4, pp. 386-394, 2004.
[60] S. Zhao, K. Roy and C.-K. Koh, “Decoupling Capacitance Allocation and Its Application to Power-Supply Noise-Aware Floorplanning,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 21, no. 4, pp. 81-92, 2002.
[61] Haihua Su, Sapatnekar S.S, and Nassif S.R, “Optimal Decoupling Capacitor Sizing and Placement for Standard-Cell Layout Designs,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 22, no. 4, pp. 428-436, 2003.
[62] Micron Technology Inc, system power calculator for DDR SDRAM, http://www.micron.com/support/part_info/powercalc.
[63] Information Technology-Coding of Audio-Visual Objects-Part2: Visual, ISO/IE 14496-2, 1999.
[64] Draft ITU-Recommendation and Final Draft International Standard of Joint Video Specification, Joint Video Team, ITU-T Recommendation H.264 and ISO/IEC 14496-10 AVC, May 2003.
[65] Tung-Chien et al., Chen “Analysis and Architecture Design of an HDTV720p 30 Frames/s H.264/AVC Encoder,” IEEE Trans. CSVT, vol. 16, no. 6, pp.305-310, June 2006.
[66] T,-Y. Lee, “A New Frame-Recompression Algorithm and its Hardware Design for MPEG-2 Video Decoders,” IEEE Trans. CSVT, vol. 13, no.6, pp. 529-534, June 2003.
[67] H. You, J. M. Jo, and J. C. Jeong, “A hierarchical lossless image compression based on modified Hadmard transform,” in Proc. 10th Workshop on Image Processing and Understanding, 1998, pp.305-310.
[68] N. Memon, “Adaptive coding of DCT coefficients by Golomb-Rice codes,” in Proc. Int. Conf. Image Processing, vol. 1, 1665, pp.516-520.
[69] D. Pau et al.,”MEP-2 Decoding with a Reduced RAM Requisite by ADPCM Recompression Before Storing MPEG Decompressed Data,” U.S patent 5838597, Nov. 1998.
[70] Yongje Lee, Chae-Eun Rhee and Hyuk-Jae Lee, “A New Frame Recompression Algorithm Integrated with H.264 Video Compression,” ISCAS 2007, pp. 1621 - 1624.
[71] HDMI web site, http://www.hdmi.org
[72] DVI web site, http://www.ddwg.org
[73] Gilbert J.M, Doan C.H, Emami S and Shung C.B, “ A 4-Gbps Uncompressed Wireless HD A/V Transceiver Chipset ,“ IEEE Micro, vol. 41, no. 2, pp. 56-64, 2008.
[74] Lawton G, “Wireless HD Video Heats Up,” Computer, vol. 41, no. 12, pp. 18-20, 2008.
[75] Shida T, Sato T, Nakayama H, Kosaka H and Sugiyama K, “Robust HD Video Stream Transmission for Wireless DTV,” IEEE Trans. Consumer Electronics, vol. 53, no. 1, pp. 96-99, 2007.
[76] Singh H, Jisung Oh, Changyeul Kweon, Xiangping Qin, Huai-Rong Shao and Chiu Ngo, “A 60 GHz Wireless Network for Enabling Uncompressed Video Communication,” IEEE Mag. Communication, vol. 46, no. 12, pp. 71-78, 2008.
[77] Siamarou A.G, “Broadband wireless local-area networks at millimeter waves around 60 GHz ,” IEEE Mag. Antennas and Propagation, vol. 45, no. 1, pp. 177-181, 2003.
[78] Manohara M, Mudumbai R, Gibson J and Madhow U, “Error correction scheme for uncompressed HD video over wireless ,” in Proc. IEEE Int. Conf. Multimedia EXPO, 2009, pp. 802-805.
[79] Parsa A and Razavi B, “A New Transceiver Architecture for the 60-GHz Band,” IEEE J. Solid-State Circuits, vol. 44, no. 3, pp. 751-762, Mar. 2009.
[80] Razavi B, “Design of Millimeter-Wave CMOS Radios: A Tutorial,” IEEE Trans. Circuits Syst Part I, vol. 56, no. 1, pp. 4-16, Jun. 2009.
[81] Razavi B, “ A Millimeter-Wave Circuit Technique ,” IEEE J. Solid-State Circuits, vol. 43, no. 9, pp. 2090-2098, Sep. 2008.
[82] Razavi B, “Gadgets Gab at 60 Ghz,” IEEE Spectrum, vol. 45, no. 2, pp. 46-58, Feb. 2008.
|