參考文獻 |
[1]B. Razavi, “Design of analog CMOS integrated circuit,” McGraw-Hill, Chap.15,2001.
[2]Z. Wang, and L. Liang, “An All Digital COMS Serial Link Transceiver with 3x Over-sampling Based Data Recovery,” The 6th International Workshop on System on Chip for Real Time Applications, pp.15-19, Dec. 2006.
[3]T.-T. Liu and C.-K. Wang, “A 0.8-8GHz 9.7mW Analog-Digital Dual-Loop Adaptive-Bandwidth DLL Based Multi-Phase Clock Generator,” Proceeding of the 30th European Solid-State Circuits Conference, pp. 375- 378, Sep. 2004.
[4]K.-H. Cheng, S.-M. Chang, and S.-Y. Jiang, “A 2GHz Fully Differential DLL-Based Frequency Multiplier for High Speed Serial Link Circuit,”IEEE International Symposium on Circuits and Systems, Japan, pp. 1174-1177, May. 2005.
[5]T. Saeki, Member and M. Tagishi, “A 1.3-Cycle Lock Time, Non-PLL/DLL Clock Multiplier Based on Direct Clock Cycle Interpolation for Clock on Demand,” IEEE J. Solid-State Circuits, vol. 35, no. 11, Nov. 2000.
[6]F. Lin, and R.-J. Baker, “A Register-Controlled Symmetrical DLL for Double-Data-Rate DRAM,” IEEE J. Solid-State Circuits, vol. 34, Apr. 1999.
[7]T. Hamamoto, Y. Konishi, and T. Yoshihara, “A 667Mb/s Operating Digital DLL Architecture for 512Mb DDR SDRAM,” IEEE J. Solid-State Circuits, vol. 39, no. 1, Jan. 2004.
[8]T. Saeki, and Nakanishi, “A 2.5ns Clock Access, 250MHz, 256Mb SDRAM with Synchronous Mirror Delay,” IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1656 - 1668, Nov. 1996.
[9]G. Kim, M.-K. Kim, and B.-S. Chang, W. Kim, “A Low-Voltage, Low Power CMOS Delay Element,” IEEE J. Solid-State Circuits, vol. 31, no. 7, pp. 966- 971, Jul. 1996.
[10]G.-K. Dehng, and S.-I. Lin, “A Fast-Lock Mixed-Mode DLL Using a 2-b SAR Algorithm,” IEEE J. Solid-State Circuits, vol. 36, no. 10, Oct. 2001.
[11]C.-C. Chung and C.-Y. Lee, “A New DLL-Based Approach for All-Digital Multiphase Clock Generation,” IEEE J. Solid-State Circuits, vol. 39, no. 3, Mar. 2004.
[12]R.-J. Yang and S.-I. Liu, “A 40-550MHz Harmonic-Free All-Digital Delay-Locked Loop Using a Variable SAR Algorithm,” IEEE J. Solid-State Circuits, vol. 42, no. 2, Feb. 2007.
[13]G.-K. Dehng and S.-I. Liu, “Clock-Deskew Buffer Using a SAR-Controlled Delay-Locked Loop,” IEEE J. Solid-State Circuits, vol. 35, no. 8, Aug. 2000.
[14]C.-S. Hwang, and S.-I. Liu, “A 2V Clock Synchronizer using Digital Delay-Locked Loop,” The second IEEE Asia Pacific Conference on ASICs, pp. 91-94, Aug. 2000.
[15]J. G. Maneatis and M. A. Horowitz, “Precise Delay Generation Using Coupled Oscillators,” IEEE J. Solid-State Circuits, vol. 28, no. 12, Dec. 1993.
[16]P.-L. Chen, C.-C. Chung, and C.-Y. Lee, “A Portable Digitally Controlled Oscillator Using Novel Varactors,” Teansactions on Circuits and Systems-II:Express Briefs, vol. 52, no. 5, May. 2005.
[17]M.-N. Mohammad, and M. Sachdev, “A Monotonic Digitally Controlled Delay Element,” IEEE J. Solid-State Circuits, vol. 40, no. 11, Nov. 2005.
[18]C.-C. Chung, P.-L. Chen, and C.-Y. Lee, “An All-Digital Delay-Locked Loop for DDR SDRAM Controller Applications,” in International Symposium on VLSI Design, Automation and Test, pp. 1-4, 2006.
[19]Y.-J. Wang, S.-K. Kao, and S.-I. Liu, “All-Digital Delay-Locked Loop/Pulsewidth-Control Loop with Adjustable Duty Cycles,” IEEE J. Solid-State Circuits, vol. 41, no. 6, Jun. 2006.
[20]T. Matano, Y. Takai, and K. Koyama, “A 1Gb/s/pin 512Mb DDR2 SDRAM Using a Digital DLL and a Slew-Rate-Controlled Output Buffer,” IEEE J. Solid-State Circuits, vol. 38, no. 5, Jan. 2003.
[21]R.-J. Yang and S.-I. Liu, “A 2.5GHz All-Digital Delay-Locked Loop in 0.13μm CMOS Technology,” IEEE J. Solid-State Circuits, vol. 42, no. 2, Feb. 2007.
[22]S. Eto, and T. Seki, “A 333MHz, 20mW,18ps Resolution Digital DLL using Current-controlled Delay with Parallel Variable Resistor DAC (PVR-DAC),” Asia Pacific Conference on ASICs, pp.349-350, Aug. 2000.
[23]H.-H. Chang, J.-Y. Chang, and S.-I. Liu, “A 0.7-2GHz Self-Calibrated Multiphase Delay-Locked Loop,” IEEE J. Solid-State Circuits, vol. 41, no. 5, May. 2006.
[24]L. Chen, G. Ou, and X.-j. Zeng, “Digital 90-degree Phase Shifter without PLL or DLL,” in International Conference on Solid-State and Integrated Circuit Technology, 2006.
[25]J.-J. Jong, and C.-Y. Lee, “A Novel Structure for Portable Digitally Controlled Oscillator,” in International Symposium on Circuits and Systems, pp. 272-275, 2001.
[26]K.-H. Cheng, and Y.-L. Lo, “A Fast-Lock Mixed-Mode DLL with Wide-Range Operation and Multiphase Outputs,” IEEE Teansactions on Circuits and Systems-II:Express Briefs, vol. 54, no. 7, pp. 561-565, Jul. 2007.
[27]K-H. Cheng, and Y.-L. Lo, “A Fast-Lock DLL with Power-On Reset Circuit,” International Symposium on Circuits and Systems, vol.4, pp. IV-357-360, May. 2004.
[28]B.-S. Kim, and L.-S. Kim, “A Low Power 100MHz All Digital Delay-Locked Loop,” International Symposium on Circuits and Systems, pp. 1820-1823, Jun. 1997. |