|| B. Tobias and M. Shankar, "A survey of research and practices of network-on-chip," ACM Comput. Surv., vol. 38, p.1, 2006.|
 W. J. Dally and B. Towles, “Route packets, not wires: on-chip interconnection networks,” in Proc. ACM Design Automation Conf., 2001, pp. 684-689.
 M. Millberg, E. Nilsson, R. Thid, and A. Jantsch, “Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip,” in Proc. Design, Automation and Test in Europe Conf. and Exhibition (DATE’04), 2004, pp. 890-895.
 M.-B. Taylor, J. Kim, and J. Miller, et. al., “The raw microprocessor: a computational fabric for software circuits and general-purpose programs,” IEEE Micro, vol. 22, issue 2, pp. 25-35, Mar-Apr. 2002.
 M.-K.-F. Sch‥afer, T. Hollstein, H. Zimmer, and M. Glesner, “Deadlock-free routing and component placement for irregular mesh-based network-on-chip,” in Proc. IEEE/ACM Int’l Conf. on CAD (ICCAD’05), 2005, pp. 238-245.
 F. Karim, A. Nguyen, and S. Dey, “An interconnect architecture for networking systems on chips,” IEEE Micro, vol. 22, issue 5, pp. 36-45, Sept-Oct. 2002.
 P. Guerrier and A. Greiner, “A generic architecture for on-chip packet-switched interconnection,” in Proc. Design, Automation and Test in Europe Conf. and Exhibition (DATE’00), 2000, pp. 250-256.
 I.-M. Panades, A. Greiner, and A. Sheibanyrad, “A low cost network-on-chip with guaranteed service well suited to the GALS approach,” in Proc. the 1st Int’l Conf. and Workshop on Nano-Network, 2006, pp. 1-5.
 T.-A. Bartic, J.-Y. Mignolet, V. Nollet, T. Marescaux, D. Verkest, S. Vernalde, and R. Lauwereins, “Topology adaptive network-on-chip design and implementation,” IEE Proc. Computers and Digital Techniques, vol. 152, no.4, pp. 467- 472, July 2005.
 L. Benini and D. Bertozzi, “Network-on-chip architectures and design methods,” IEE Proc. Computers and Digital Techniques, vol. 152, no.2, pp. 261-272, Mar. 2005.
 E. Rijpkema, K. Goossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage, and E. Waterlander, “Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip,” IEE Proc. Computers and Digital Techniques, vol. 150, no. 5, pp. 294-302, Sep. 2003.
 J. Bainbridge and S. Furber, “Chain: a delay-insensitive chip area interconnect,” IEEE Micro, vol. 22, issue 5, pp. 16-23, Sept-Oct. 2002.
 M. Amde, T. Felicijan, A. Efthymiou, D. Edwards, and L. Lavagno, “Asynchronous on-chip networks,” IEE Proc. Computers and Digital Techniques, vol. 152, no. 2, pp. 273- 283, Mar. 2005.
 T. Bjerregaard and J. Sparsø, “Implementation of guaranteed services in the MANGO clockless network-on-chip,” IEE Proc. Computers and Digital Techniques, vol. 153, no.4, pp. 217-229, July 2006.
 V. Schober, S. Paul, and O. Picot, “Memory built-in self-repair using redundant words,” in Proc. Int. Test Conf. (ITC), 2001, pp. 995–1001.
 I. Kim, Y. Zorian, G. Komoriya, H. Pham, F.-P. Higgins, and J.-L. Lweandowski, “Built in self repair for embedded high density SRAM,” in Proc. Int. Test Conf. (ITC), 1998, pp. 1112–1119.
 H.-C. Kim, D.-S. Yi, J.-Y. Park, and C.-H. Cho, “A BISR (built-in self-repair) circuit for embedded memory with multiple redundancies”, in Proc. International Conference on VLSI and CAD, Oct. 1999, pp. 602 – 605.
 J. Ohtani, T. Ooishi, T. Kawagoe, M. Niiro, M. Maruta, and H. Hidaka, “A shared built-in self-repair analysis for multiple embedded memories”, in Proc. IEEE Conference on Custom Integrated Circuits, May 2001, pp. 187 – 190.
 D.-K. Bhavsar, “An algorithm for row-column self-repair of RAMs and its implementation in the Alpha 21264”, in Proc. IEEE Int. Test Conf. (ITC), Sept. 1999, pp. 311 – 318.
 Y. Nagura, M. Mullins, A. Sauvageau, Y. Fujiwara, K. Furue, R. Ohmura, T. Komoike, T. Okitaka, T. Tanizaki, K. Dosaka, K. Arimito, Y. Koda, and T. Tada, “Test cost reduction by at-speed BISR for embedded DRAMs,” in Proc. Int. Test Conf. (ITC), 2001, pp. 182–187.
 S. Nakahara, K. Higeta, M. Kohno, T. Kawamura, and K. Kakitani, “Built-in self-test for GHz embedded SRAMs using flexible pattern generator and new repair algorithm,” in Proc. Int. Test Conf. (ITC), 1999, pp. 301–310.
 J.-F. Li, J.-C. Yeh, R.-F. Huang, C.-W. Wu, P.-Y. Tsai, A. Hsu, and E. Chow, “A built-in self-repair scheme for semiconductor memories with 2-D redundancies, ” in Proc. IEEE Int. Test Conf. (ITC), (Charlotte), Sept. 2003, pp. 393-402.
 S. K. Lu, C.-L. Yang, and H.-W. Lin “Efficient BISR techniques for word-oriented embedded memories with hierarchical redundancy,”in Proc. IEEE/ACIS Int’l Conf. on Computer and Information Science, July 2006, pp. 355–360
 T. Kawagoe, J. Ohtani, M. Niiro, T. Ooishi, M. Hamada, and H. Hidaka, “A built-in self-repair analyzer (CRESTA) for embedded DRAMs,” in Proc. Int. Test Conf. (ITC), 2000, pp. 567–574.
 D. Xiaogang, S.-M. Reddy, W.-T. Cheng, J. Rayhawk, and N. Mukherjee, “At-speed built-in self-repair analyzer for embedded word-oriented memories,” in Proc. Int. Conf. on VLSI Design, 2004, pp. 895–900.
 M. Nicolaidis, N. Achouri, and S. Boutobza, “Optimal reconfiguration functions for column or data-bit built-in self-repair,” in Proc. Design, Automation and Test in Europe Conf. and Exhibition (DATE’03), 2003, pp. 590–595.
 M. Nicolaidis, N. Achouri, and S. Boutobza, “Dynamic data-bit memory built-in self-repair,” in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des. (ICCAD), 2003, pp. 588–594.
 C.-L. Su, Y.-T. Yeh, and C.-W. Wu, “An integrated ECC and redundancy repair scheme for memory reliability enhancement,” in Proc. IEEE Int. Symp. Defect Fault Tolerance VLSI Syst. (DFT), 2005, pp. 81–89.
 A. Benso, S. Chiusano, G. D. Natale, and P. Prinetto, “An on-line BIST RAM architecture with self-repair capabilities,” IEEE Trans. Reliability, vol. 51, no. 1, pp. 123–128, Mar. 2002.
 Y. Zorian and S. Shoukourian, "Embedded-memory test and repair: infrastructure IP for SoC yield," IEEE, Design & Test of Computers, vol. 20, pp. 58-66, 2003.
 C.-D. Huang, J.-F. Li, and T.-W. Tseng, "ProTaR: an infrastructure IP for repairing RAMs in system-on-chips," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 15, pp. 1135-1143, 2007.
 C.-L. Su, R.-F. Huang, and C.-W. Wu, “A processor-based built-in self-repair design for embedded memories”, in Proc. Asian Test Symposium (ATS), Nov. 2003, pp. 366 – 371.
 S.-Y. Kuo and W.-K. Fuchs, “Efficient spare allocation in reconfigurable arrays,” IEEE Design Test Comput., vol. 4, no. 1, pp. 24–31, Feb. 1987.
 L.-M. Ni and P.-K. McKinley, “A survey of wormhole routing techniques in direct networks,” Computer, vol. 26, pp. 62-76, 1993.
 K.-M. Al-Tawil, M. Abd-El-Barr, and F. Ashraf, “A survey and comparison of wormhole routing techniques in a mesh networks,” IEEE Network , vol. 11, pp. 38-45, 1997.
 J.-D. William, “Virtual-channel flow control,” SIGARCH Comput. Archit. News, vol. 18, pp. 60-68, 1990.
 L.-R. Goke and G.-J. Lipovski, “Banyan networks for partitioning multiprocessing systems,” in Proc. International symposium on Computer Architecture, 1973, pp. 21-28.
 D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J.-F. Brown III, A. Agarwal, "On-chip interconnection architecture of the tile processor," IEEE Micro, vol. 27, no. 5, pp. 15-31, Sept/Oct, 2007.
 F. DaSilva, Y. Zorian, L. Whetsel, K. Arabi, R. Kapur, “Overview of the ieee Pl500 standard,” in Pvoc. Int’l Test Conf, 2003, pp. 988-997.
 K.-L. Cheng, C.-M. Hsueh, J.-R. Huang, J.-C. Yeh, C.-T. Huang, and C.-W. Wu, "Automatic generation of memory built-in self-test cores for system-on-chip," in Proc. IEEE Asian Test Symposium (ATS), Nov., 2001, pp. 91-96.
 M. Lobetti Bodoni, A. Benso, S. Chiusano, S. D. Carlo, G. D. Natale, and P. Prinetto, "An effective distributed BIST architecture for RAMs," in Proc. IEEE European Test Workshop (ETW), May, 2000, pp. 119-124.
 B. H. Fang and N. Nicolici, "Power-constrained embedded memory BIST architecture," in Proc. IEEE Int'l Symp. On Defect and Fault Tolerance in VLSI Systems (DFT), Nov., 2003, pp. 451-458.
 R. C. Aitken, "A modular wrapper enabling high speed BIST and repair for small wide memories," in Proc. Int. Test Conf. (ITC), Oct., 2004, pp. 997-1005.
 L.-M. Denq and C.-W. Wu, "A hybrid BIST scheme for multiple heterogeneous embedded memories," in Proc. IEEE Asian Test Symposium (ATS), Oct., 2007, pp. 349-354.
 C.-T. Huang, C.-F. Wu, J.-F. Li, and C.-W. Wu, “Built-in redundancy analysis for memory yield improvement, ” IEEE Trans. Reliability, vol. 52, no. 4, pp. 386-399, Dec. 2003.
 C. Kim, D. Burger, and S.-W. Keckler. “An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. ” In Proc. ASPLOS X, Oct. 2002, pages 211–222.