博碩士論文 955201106 詳細資訊


姓名 葉竣翔(Chun-Hsiang Yeh)  查詢紙本館藏   畢業系所 電機工程學系
論文名稱 陣列MiM電容的自動化佈局
(Automatic Layout Synthesis of Array-type MiM Capacitors)
檔案 [Endnote RIS 格式]    [Bibtex 格式]    至系統瀏覽論文 ( 永不開放)
摘要(中) 隨著半導體製程的縮小,製程變動的問題是無法避免的。在晶圓製造過程中,所有元件經過相同的物理程序,因此參數變動會有某種程度的空間相關,較靠近的兩元件會有較小的參數變動。在類比電路自動化佈局中,則使用空間相關性來決定元件最佳的擺放位置,並依照繞線方式來增進所要求的匹配參數。本論文將提出兩種繞線Via-Less Channel Routing (VLCR)和Balanced-Via Channel Routing (BVCR)來完成佈局設計,並以一個陣列MiM電容的範例來展示通道繞線的成果。實驗過程中,先以Calibre來提取寄生參數再結合SPICE模擬不同電容比值、區段的情況。藉由模擬結果得知,在擺放位置決定之後,繞線將會帶來5%的不匹配,進而對效能有極大的影響。
摘要(英) As semiconductor technology continues to shrink, the problem of process variation is inevitable. The parameter variations should have certain spatial correlations during IC manufacturing process because all of devices are made from the common physical process. It is the closer the less for the spatial correlation of two devices. In analog-circuit layout automation, it is to determine the best layout placement of devices by considering spatial correlation and decide, in turn, the routing styles for improving the matching of desired parameters. In this thesis, two routing styles, via-less channel routing (VLCR) and balanced-via channel routing (BVCR), are proposed for completing the layout design. An example of array-type MiM capacitors is used to demonstrate the performance of the proposed channel router. In the experiment, the cases of different capacitance ratios in different segment units are considered and the evaluation of post-simulation is performed by SPICE conjunction with the parasitic parameter extractor Calibre. From the result, it is observed that routing might contribute extra up to 5 percent of mismatch after the placement determined. Routing results in the great effect on the desired performance.
關鍵字(中) ★ 自動化佈局
★ 空間相關性
關鍵字(英) ★ Spatial Correlation
★ Automatic Layout
論文目次 摘要i
Abstract ii
誌謝iii
目錄iv
圖目錄vi
表目錄viii
第一章 簡介1
1.1 前言1
1.2 論文組織2
第二章 電容3
2.1 電容基本概念3
2.1.1 電容簡介3
2.1.2 電容實體佈局5
2.2 電容不匹配的原因9
2.2.1. 製程偏移(Process Biases) 9
2.2.2. 繞線寄生(Parasitic Interconnect) 10
2.3 電容匹配規則11
第三章 擺置與繞線15
3.1擺置(Placement) 15
3.1.1 共質心(Common-Centroid) 15
3.1.2 空間相關(Spatial Correlation) 18
3.2繞線(Routing) 24
3.2.1 Via-Less Channel Routing (VLCR) 26
3.2.2 Balanced-Via Chanel Routing (BVCR) 29
第四章 實驗結果 31
4.1 實驗流程 31
4.2 模擬結果 35
第五章 結論40
參考文獻 41
參考文獻 [1] D. Khalil, M. Dessouky, V. Bourguet, M. M. Louerat, A. Catheline and H. Ragai, "Evaluation of Capacitance Ratios in Automated Accurate Cmmon-Centroid Capacitance Arrays," Proceedings of the 6th International Symposium on Quality of Electronic Design, March 2005, pp. 143-147.
[2] Hastings, “The Art of Analog Layout,” Prentice Hall, 2000.
[3] M. J. McNutt, S. LeMarquis, and J. L. Dunkley, “Systematic Capacitance Matching Errors and Corrective Layout Procedures,” IEEE J. Solid-State Circuits, vol 29, pp. 611-616, May 1994.
[4] D. A. Johns and K. Martin, “Analog Integrated Circuit Design”, John Wiley and Sons, Inc. , 1997
[5] D. Khalil and M. Dessouky. “Automatic Generation of Common-Centroid Capacitor Arrays with Arbitrary Capacitor Ratio “. Proc.DATE Conference, Paris, France, 576-580, Mar. 2002.
[6] B. Razavi, “Design of Analog CMOS Integrated Circuits,” Mcgraw-Hill,2001.
[7] C. S. G. Conroy, W. A. Lane, and M. A. Moran, “Statistical Design Techniques for D/A Converters,” IEEE Journal of Solid-State Circuits, Vol. 24, Iss. 4, Aug 1989, pp. 1118-1128.
[8] Laker User Guide and Tutorial, November , 2003.
[9] Laker TCL Reference, November, 2003.
[10] Clif Flynt, “Tcl/Tk :A Developer's Guide,” Morgan Kaufmann,2003.
[11] L. P-W., C. J-E., W. C-L , C J-J, C L-C, and W. W-C, ”Design Methodology of Analog/Mixed-Signal Circuits For Yield Enhancement,” IEEE European Test Symposium, 2008
[12] B. Martin, “Automation comes to analog,” IEEE Spectrum, vol. 38, no.6, pp. 70–75, Jun. 2001.
[13] Lihong Zhang, Ulrich Kleine, and Yingtao Jiang, “An Automated Design Tool for Analog Layouts,” IEEE Transactions on VLSI Systems, vol. 14, no.8, Aug. 2006.
[14] G. Van der Plas, J. Vandenbussche, G. Gielen*,and W. Sansen, “Mondriaan : a Tool for Automated Layout Synthesis of Array-type Analog Blocks”, IEEE Custom Integrated Circuits Conference, May. 1998.
[15] M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, “Matching properties of MOS transistors,” IEEE Journal of Solid-State Circuits, Vol. 24, Iss. 5, Oct 1989, pp. 1433-1439.
指導教授 陳竹一(Jwu-E Chen) 審核日期 2008-7-18
推文 facebook   plurk   twitter   funp   google   live   udn   HD   myshare   reddit   netvibes   friend   youpush   delicious   baidu   

若有論文相關問題,請聯絡國立中央大學圖書館推廣服務組 TEL:(03)422-7151轉57407,或E-mail聯絡