參考文獻 |
[1] Richard van Nee and Ramjee Prasad, “OFDM Wireless Multimedia Communications,” Artech House, 2000.
[2] IEEE Standard for Local and Metropolitan Area Networks Part 16: Air Interface for Fixed and Mobile Broadband Wireless Access Systems, Jan. 2006.
[3] Project IEEE 802.20 Working Group on Mobile Broadband Wireless Access.
http://ieee802.org/20/. Title MBFDD and MBTDD Wideband Mode: Technology Overview. Jun. 2006.
[4] Project IEEE 802.16 Broadband Wireless Access Working Group. http://ieee802.org/16/.
Title Draft IEEE 802.16m Evaluation Methodology Document. Mar. 2007.
[5] 3GPP TR 25.814 v7.1.0. ”Physical Layer Aspects for Evolved UTRA.” Sept. 2006.
[6] Pei-Yun Tsai, Tsung-Hsueh Lee and Tzi-Dar Chiueh, “Power-Efficient Continuous-Flow Memory-Based FFT Processor for WiMax OFDM Mode,” IEEE Intelligent Signal Processing and Communications, pp. 622-625, Dec. 2006.
[7] Alan V. Oppenheim , Ronald W. Schafer, and John R. Buck, “Discrete-Time Signal Processing,” Prentice Hall, 1989.
[8] Shousheng He and Mats Torlelson, “Designing Pipeline FFT Processor for OFDM (de)Modulation,” Proc. IEEE URSI International Symposium on Signal, Systems and Electronics, pp. 257-262, 1998.
[9] Y.-T. Lin, P.-Y. Tsai and T.-D. Chiueh, “Low-Power Variable-Length Fast Fourier Transform Processor,” IEE Proc.-Comput. Digit. Tech., vol. 152, no. 4, pp. 499-506, Jul. 2005.
[10] Ching-Hsien Chang, Chin-Liang Wang and Yu-Tai Chang, “A Novel Memory-Based FFT Processor for DMT/OFDM Applications,” IEEE Acoustics, Speech, and Signal Processing, vol. 4, pp. 1921-1924, Mar. 1999.
[11] Li, W., and Wanhammer, L.: “A pipeline FFT processor”. Proc. Workshop Signal Processing Systems Design and Implementation, pp. 654–662, 1999.
[12] R. Radhouane, P. Liu and C. Modlin, “Minimizing the Memory Requirement for Continuous Flow Mixed Mode FFT (CFMM-FFT),” IEEE International Symposium on Circuits and Systems, pp. 116-119, May. 2000.
[13] Byung G. Jo and Myung H. Sunwoo, “New Continuous- Flow Mixed-Radix (CFMR) FFT Processor Using Novel In-Place Strategy,” IEEE Transactions on Circuits and Systems—I: Regular Papers, vol. 52, no. 5, pp. 911-919, May. 2005.
[14] Bevan M. Baas, “A Low-Power, High-Performance, 1024-Point FFT Processor,” IEEE Journal of Solid-State Circuits, vol. 34, no. 3, pp. 380-387, Mar. 1999.
[15] Shuenn-Yuh Lee, Chia-Chyang Chen, Chyh-Chyang Lee and Chih-Jen Cheng, “A Low-Power VLSI Architecture for a Shared-Memory FFT Processor with a Mixed-Radix Algorithm and a Simple Memory Control Scheme,” IEEE International Symposium on Circuits and Systems, pp. 157-160, 2006.
[16] Yu-Wei Lin, Hsuan-Yu Liu, and Chen-Yi Lee, “A Dynamic Scaling FFT Processor for DVB-T Applications,” IEEE Journal of Solid-State Circuits, vol. 39, no. 11, pp. 2005-2013, Nov. 2004.
[17] Yutai Ma and Lars Wanhammar, “A Hardware Efficient Control of Memory Addresing for High-Performance FFT Processors,” IEEE Transactions on Signal Processing, vol. 48, no. 3, pp. 917-921, Mar. 2000.
[18] Lihong Jia, Yonghong Gao, Jouni Isoaho and Hannu Tenhunen, “A New VLSI-Oriented FFT algorithm and Implementation,” IEEE ASIC Conference, pp. 337-341, Sept. 1998.
[19] Yu-Wei Lin, Hsuan-Yu Liu, and Chen-Yi Lee, “A 1-GS/s FFT/IFFT Processor for UWB Applications,” IEEE Journal of Solid-State Circuits, vol. 40, no. 8, pp. 1726-1735, Aug. 2005.
[20] Y. Chen, Y. W. Lin, and C. Y. Lee, “A Block Scaling FFT/IFFT Processor for WiMAX Applications,” IEEE ASSCC, pp. 203-206, Nov. 2006.
[21] Anthony T. Jacobson, Dean N. Truong, and Bevan M. Baas, “The Design of a Reconfigurable Continuous-Flow Mixed-Radix FFT Processor,” IEEE International Symposium on Circuits and Systems, pp. 1133-1136, May. 2009.
[22] Guichang Zhong, Fan Xu and Alan N. Willson, Jr, “A Power-Scalable Reconfigurable FFT/IFFT IC Based on a Multi-Processor Ring,” IEEE Journal of Solid-State Circuits, vol. 41, no. 2, pp. 483-495, Feb. 200
|