|| N. S. Kim, K. Flautner, D. Blaauw, and T. Mudge, “Circuit and microarchitectural techniques for reducing cache leakage power,” IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 12, pp. 167-184, Feb. 2004.|
 W. Pei, W.-B. Jone, and Y. Hu, "Fault modeling and detection for drowsy SRAM caches, ” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, pp. 1084-1100, June 2007.
 J.-F Li, K.-L. Cheng, C.-T. Huang, and C.-W. Wu, “March-based RAM diagnosis algorithms for stuck-at and coupling faults,” in Proc. Int. Test Conf. (ITC), Baltmore, Oct. 2001, pp. 758–767.
 C.-T. Huang, C.-F. Wu, J.-F. Li, and C.-W. Wu, “Built-in redundancy analysis for memory yield improvement, ” IEEE Trans. Reliability, vol. 52, no. 4, pp. 386-399, Dec. 2003.
 R.-F. Huang, J.-F. Li, J.-C. Yeh, and C.-W. Wu, "Raisin: redundancy analysis algorithm simulation," IEEE Design & Test of Computers, vol. 24, pp. 386-396, 2007.
 S. Hamdioui and A. J. Van De Goor, “An experimental analysis of spot defects in SRAMs: realistic fault models and tests,” in Proc. Asian Test Symposium, 2000, pp. 131-138.
 I. Kim, Y. Zorian, G. Komoriya, H. Pham, F. P. Higgins, and J. L. Lweandowski, “Built in self repair for embedded high density SRAM,” in Proc. Int. Test Conf. (ITC), 1998, pp. 1112–1119.
 V. Schober, S. Paul, and O. Picot, “Memory built-in self-repair using redundant words,” in Proc. Int. Test Conf. (ITC), 2001, pp. 995–1001.
 Y. Nagura, M. Mullins, A. Sauvageau, Y. Fujiwara, K. Furue, R. Ohmura, T. Komoike, T. Okitaka, T. Tanizaki, K. Dosaka, K. Arimito, Y. Koda, and T. Tada,“Test cost reduction by at-speed BISR for embedded DRAMs,” in Proc. Int. Test Conf. (ITC), 2001, pp. 182–187.
 S. Nakahara, K. Higeta, M. Kohno, T. Kawamura, and K. Kakitani, “Built-in self-test for GHz embedded SRAMs using flexible pattern generator and new repair algorithm,” in Proc. Int. Test Conf. (ITC), 1999, pp. 301–310.
 D. K. Bhavsar, “An algorithm for row-column self-repair of RAMs and its implementation in the Alpha 21264,” in Proc. Int. Test Conf. (ITC), 1999, pp. 311–318.
 T. Kawagoe, J. Ohtani, M. Niiro, T. Ooishi, M. Hamada, and H. Hidaka, “A built-in self-repair analyzer (CRESTA) for embedded DRAMs,” in Proc. Int. Test Conf. (ITC), 2000, pp. 567–574.
 D. Xiaogang, S. M. Reddy, W.-T. Cheng, J. Rayhawk, and N. Mukherjee, “At-speed built-in self-repair analyzer for embedded word-oriented memories,” in Proc. Int. Conf. VLSI Des., 2004, pp. 895–900.
 M. Nicolaidis, N. Achouri, and S. Boutobza, “Optimal reconfiguration functions for column or data-bit built-in self-repair,” in Proc. Conf. Des., Autom., Test Eur. (DATE), 2003, pp. 590–595.
 M. Nicolaidis, N. Achouri, and S. Boutobza, “Dynamic data-bit memory built-in self-repair,” in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des. (ICCAD), 2003, pp. 588–594.
 J.-F. Li, J.-C. Yeh, R.-F. Huang, C.-W.Wu, P.-Y. Tsai, A. Hsu, and E. Chow, “Abuilt-in self-repair scheme for semiconductor memories with 2-D redundancy,” in Proc. Int. Test Conf. (ITC), 2003, pp. 393–402.
 J.-F. Li, J.-C. Yeh, R.-F. Huang, and C.-W. Wu, “A built-in self-repair design for RAMs with 2-D redundancy,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 6, pp. 742–745, Jun. 2005.
 C.-L. Su, R.-F. Huang, and C.-W.Wu, “A processor-based built-in self-repair design for embedded memories,” in Proc. 12th IEEE Asian Test Symp. (ATS), 2003, pp. 366–371.
 C.-L. Su, Y.-T. Yeh, and C.-W. Wu, “An integrated ECC and redundancy repair scheme for memory reliability enhancement,” in Proc. IEEE Int. Symp. Defect Fault Tolerance VLSI Syst. (DFT), 2005, pp. 81–89.
 A. Benso, S. Chiusano, G. D. Natale, and P. Prinetto, “An on-line BIST RAM architecture with self-repair capabilities,” IEEE Trans. Reliab., vol. 51, no. 1, pp. 123–128, Mar. 2002.
 Y. Zorian and S. Shoukourian, “Embedded-memory test and repair: infrastructure IP for SoC yield,” IEEE Des. Test Comput., vol. 20, no. 3, pp. 58–66, May/Jun. 2003.
 C.-D. Huang, J.-F. Li, and T.-W. Tseng, “ProTaR: an infrastructure IP for repairing RAMs in SOCs,” IEEE Trans. Very Large Scale Integration Systems, vol.15, no.10, pp. 1135-1143, Oct. 2007.
 C.-F. Wu, C.-T. Huang, K.-L. Cheng, C.-W. Wang, and C.-W. Wu, “Simulation-based test algorithm generation and port scheduling for multi-port memories", in Proc. IEEE/ACM Design Automation Conf. (DAC), Las Vegas, 2001, pp. 301-306
 T.-W. Tseng, C.-H. Wu, Y.-J. Huang, J.-F. Li, Alex Pao, K. Chiu, and E. Chen, “A built-in self-repair scheme for multiport RAMs,” in Proc. IEEE VLSI Test Symp. (VTS), (Berkeley), 2007, pp. 355-360.
 V. Vardanian and Y. Zorian, “A march-based fault location algorithm for static random access memories,” in Proc. IEEE Int. Workshop on Memory Technology, Design and Testing (MTDT), France, 2002, pp. 62–67.
 T. J. Bergfeld, D. Niggemeyer, and E. M. Rudnick, “Diagnostic testing of embedded memories using BIST,” in Design, Automation and Test in Europe Conference and Exhibition 2000. Proceedings, 2000, pp. 305-309.
 D. Niggemeyer and E. M. Rudnick, “Automatic generation of diagnostic March tests,” in VLSI Test Symposium, 19th IEEE Proceedings on. VTS, 2001, pp. 299-304.
 J.-F. Li and C.-D. Huang, “An efficient diagnosis scheme for random access memories,” in Proc. IEEE Asian Test Symp. (ATS), Pintung, 2004, pp. 277-282.
 C.-W. Wang, C.-F. Wu, J.-F. Li, C.-W. Wu, T. Teng, K. Chiu, and H.-P. Lin, “A built-in self-test and self-diagnosis scheme for embedded SRAM,” in Proc. 9th IEEE Asian Test Symp. (ATS),Taipei, 2000, pp. 45-50
 C.-F. Wu, C.-T. Huang, and C.-W. Wu, “RAMSES: a fast memory fault simulator,” in Proc. IEEE Int'l Symp. on Defect and Fault Tolerance in VLSI Systems (DFT), Albuquerque, Nov. 1999, pp. 165-173.
 M. Sharifkhani and M. Sachdev, “Segmented virtual ground architecture for low-power embedded SRAM,” IEEE Trans. on Very Large Scale Integration (VLSI) System, vol. 15, pp. 196-205, Feb. 2007.
 F.-S. Lai and C.-F. Lee, “On-chip voltage down converter to improve SRAM read/write margin and static power for sub-nano CMOS technology,” IEEE Journal of Solid-State Circuits, vol. 42, pp. 2061-2070, Sep. 2007.