參考文獻 |
1.G. E. Moore, “Cramming More Components onto Integrated Circuits,” Proc. IEEE, Vol. 86, No. 1, pp. 82-85, Jan. 1998
2.International Technology Roadmap for Semiconductor, “ITRS Report 2008 Update,” 2008
3.F. Masuoka, “Semiconductor Memory Device and Method for Manufacturing the Sam,” U.S. Patent, No. 4531203, July 1985
4.J. De Blauwe, “Nanocrystal Nonvolatile Memory Devices,” IEEE Trans. Nanotechnol., Vol. 1, No. 1, pp. 72-77, Mar. 2002
5.M. Inoue and J. Shirafuji, “(100) Si/SiO2 Interface States above Midgap Induced by Fowler-Nordheim Tunneling Electron Injection,” J. Appl. Phys., Vol. 80, No. 11, 6315, Dec. 1996
6.T. G. Ruskell, R. K. Workman, D. Chen, D. Sarid, S. Dhal, and S. Gillbert, “High Resolution Fowler-Nordheim Field Emission Maps of Thin Silicon Oxide Layers,” Appl. Phys. Lett., Vol. No. 1, 68, 93, Jan. 1996
7.B. Rössler, “Electrically Erasable and Reprogrammable Read-Only memory Using the n-Channel SIMOS One-Transistor Cell,” IEEE Trans. Electron Devices, Vol. 24, No. 5, pp. 606-610, May 1977
8.D. C. Guterman, I. H. Rimawi, T.-L. Chiu, R. D. Halvorson, and D. J. McElroy, “An Electrically Alterable Nonvolatile Memory Cell Using a Floating-Gate Structure,” IEEE Trans. Electron Devices, Vol. 26, No. 4, pp. 576-586, Apr. 1979
9.T. H. Ning, “Hot-Electron Emission from Silicon into Silicon Dioxide,” Solid-State Electron., Vol. 21, No. 1, pp. 273-282, Jan. 1978
10.N. Tsuji, N. Ajika, K. Yuzuriha, Y. Kunori, M. Hatanaka, and H. Miyoshi, “New Erase Scheme for DINOR Flash Memory Enhancing Erase/Write Cycling Endurance Characteristics,” IEEE IEDM Tech. Diag., pp. 53-56, Dec. 1994
11.M. Kamiya, Y. Kojima, Y. Kato, K. Tanaka, and Y. Hayashi, “EPROM Cell with High Gate Injection Efficiency,” IEEE IEDM Tech. Diag., pp. 741-744, Dec. 1982
12.J. Van Houdt, P. Heremans, L. Deferm, G. Groeseneken, and H. E. Maes, “Analysis of the Enhanced Hot-Electron Injection in Split-Gate Transistors Useful for EEPROM Applications,” IEEE Trans. Electron Devices, Vol. 39, No. 5, pp. 1150-1156, May 1992
13.M. Lenzlinger and E. H. Snow, “Fowler-Nordheim Tunneling into Thermally Grown SiO2,” J. Appl. Phys., Vol. 40, No. 1, pp. 278-283, Jan. 1969
14.E. Lusky, Y. Shacham-Diamand, I. Bloom, and B. Eitan, “Characterization of Channel Hot Electron Injection by the Subthreshold Slop of NROMTM Device,” IEEE Electron Device Lett., Vol. 22, No. 11, pp. 556, Nov. 2001
15.E. Lusky, Y. Shacham-Diamand, G. Mitengerg, A. Shappir, I. Bloom, and B. Eitan, “Investigation of Channel Hot Electron Injection by Localized Charge-Trapping Nonvolatile Memory Devices,” IEEE Trans. Electron Devices, Vol. 51, No. 3, pp. 444-451, Mar. 2004
16.C. Guérin, V. Huard, and A. Bravaix, “The Energy-Driven Hot-Carrier Degradation Modes of nMOSFETs,” IEEE Trans. Device Mater. Reliab., Vol. 7, No. 2, pp. 225-235, June 2007
17.C.-J. Sheu, “Electron Substrate and Gate current Modeling for Single-Drain Buried-Channel p-type Metal-Oxide-Semiconductor Field-Effect Transistors Including Tunneling Mechanisms,” Jpn. J. Appl. Phys., Vol. 47, No. 11, pp. 8248-8252, 2008
18.M.-T. Wu, H.-T. Lue, K.-Y. Hsieh, R. Liu, and C.-Y. Lu, “Study of the Band-to-Band Tunneling Hot-Electron (BBHE) Programming Characteristics of p-Channel Bandgap-Engineering SONOS (BE-SONOS),” IEEE Trans. Electron Devices, Vol. 54, No. 4, pp. 699-706, Apr. 2007
19.T. Ohnakado, H. Onoda, O. Sakamoto, K. Hayashi, N. Nishioka, H. Takada, K. sugahara, N. Ajika, and S.-I. Satoh, “Device Characteristics of 0.35 μm P-Channel DINOR Flash Memory Using Band-to-Band Tunneling-Induced Hot-Electron (BBHE) Programming,” IEEE Trans. Electron Devices, Vol. 46, No. 9, pp. 1866-1871, Sep. 1999
20.K. T. San, C. Kaya, and T. P. Ma, “Effect of erase Source Bias on flash EPROM Device Reliability,” IEEE Trans. Electron Devices, Vol. 42, No. 1, pp. 150-159, Jan. 1995
21.Z. Liu, C. Lee, V. Narayanan, G. Pei, and E. C. Kan, “Metal Nanocrystal Memories – Part I: Device Design and Fabrication,” IEEE Trans. Electron Devices, Vol. 49, No. 9, pp. 1606-1613, Sep. 2007
22.G. Dai, H. Wolff, F. Pohlenz, and H.-U. Danzebrink, “A metrological Large Range Atomic Force Microscope with Improved Performance,” Rev. Sci. Instrum., Vol. 80, 043702, Apr. 2009
23.Z. Liu, C. Lee, V. Narayanan, G. Pei, and E. C. Kan, “Metal Nanocrystal Memories – Part II: Electrical Characteristics,” IEEE Trans. Electron Devices, Vol. 49, No. 9, pp. 1614-1622, Sep. 2007
24.K. Biswas and S. Kal, “Etch Characteristics of KOH, TMAH and Dual Doped TMAH for Bulk Micromachining of Silicon,” Microelectron. J., Vol. 37, No. 6, pp. 519-525, June 2006
25.E. Steinsland, T. Finstad, and A. Hanneborg, “Etch Rates of (100), (111) and (100) Single-Crystal Silicon in TMAH Measured in Situ by Laser Reflectance Interferometry,” Sens. Actuator A-Phys., Vol. 86, No. 1-2, pp. 73-80, Oct. 2000
|