參考文獻 |
[1]FCC Rules and Regulations, “MedRadio Band Plan,” Part 95, Oct. 2009.
[2]Federal Communications Commission, Operations of Med Radio, Sept. 2009, http://wireless.fcc.gov/services/index.htm?job=operations&id=medical_implant
[3]T. Melly, A.-S. Porret, C. C. Enz, E. A. Vittoz, “An ultralow-power UHF transceiver integrated in a standard digital CMOS process: transmitter,” IEEE Journal of Solid State Circuits, vol. 36, pp. 467-472, Aug. 2001.
[4]M.H. Perrott, T.L. Tewksbury III, C.G. Sodini, “A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation,” IEEE Journal of Solid State Circuits, vol. 32, pp. 2048-2060, Dec. 1997.
[5]Y.-H. Liu, T.-H. Lin, “A Wideband PLL-Based G/FSK Transmitter in 0.18 um CMOS,” IEEE Journal of Solid State Circuits, vol. 44, pp. 2452-2462, Sept. 2009.
[6]Fairchild Semiconductor Application Note 340, “HCMOS Crystal Oscillators,” May 1983.
[7]J. Rogers, C. Plett, F. Dai, Integrated circuit design for high-speed frequency synthesis. Boston : Artech House, Jan. 2006.
[8]B. Razavi, RF Mcroelectronics. Upper Saddle River, NJ: Prentice Hall, 1998.
[9]A. Hajimiri, T. H. Lee, “Phase noise in CMOS differential LC oscillators,” IEEE Symposium on VLSI Circuits, Digest of Technical Papers, pp. 48-51, Jun. 1998.
[10]A. Hajimiri, T. H. Lee, “A general theory of phase noise in electrical oscillators,” IEEE Journal of Solid State Circuits, vol. 33, pp. 179-194, Feb. 1998.
[11]J. Rogers, C. Plett, F. Dai, Integrated circuit design for high-speed frequency synthesis. Boston: Artech House, Jan. 2006.
[12]B. Razavi, “A study of injection locking and pulling in oscillators,” IE EE Journal of Solid State Circuits, vol. 39, pp. 1415-1424, Sept. 2004.
[13]S. B. Sleiman, J. G. Atallah, S. Rodriguez, A. Rusu, M. Ismail, “Wide-division-range high-speed fully programmable frequency divider,” in the Annual IEEE Northeast Workshop on Circuits and Systems, pp. 17-20, Jun. 2008.
[14]H.O. Johansson, “A simple precharged CMOS phase frequency detector,” IEEE Journal of Solid State Circuits, vol. 33, no.2, pp. 295-299, Feb. 1998.
[15]W. Rhee, “Design of high-performance CMOS charge pumps in phase-locked loops,” IEEE International Symposium on Circuits and Systems, vol.2, pp. 545-548, Jul. 1999.
[16]彭康峻, “無線通訊分數式頻率合成器之現場可程式化邏輯陣列電路設計,” 國立中山大學電機工程研究所碩士論文, 2000.
[17]W. Rahajandraibe, L. Zaid, V. Cheynet de Beaupre, G. Bas. “Frequency Synthesizer and FSK Modulator for IEEE 802.15.4 Based Applications,” IEEE Radio Frequency Integrated Circuits Symposium (RFIC), pp. 229-232, June 2007.
[18]F. Jonsson, H. Olsson, “A Low-Leakage Open-Loop Frequency Synthesizer Allowing Small-Area On-Chip Loop Filter,” IEEE Transactions on Circuits and Systems, vol. 56, pp. 195-199, March 2009.
[19]B. Miller, R. J. Conley, “A multiple modulator fractional divider,” IEEE Transactions on Instrumentation and Measurement, vol. 40, no. 3, pp. 578-583, Jun. 1991.
[20]B. Razavi, Design of Analog CMOS Integrated Circuits. International Edition 2001, McGraw 2001
[21]A. Hajimiri, T. H. Lee, The Design of Low Noise Oscillators. Boston: Kluwer Academic, 2003.
[22]R. J. Kier, R. R. Harrison, “Power minimization of a 433-MHz LC VCO for an implantable neural recording system,” IEEE International Symposium on Circuits and Systems, pp. 3225-3228, Sept. 2006.
[23]C.-C. Hsiao, C.-W. Kuo, C.-C. Ho, Y.-J. Chan, “Improved quality-factor of 0.18um CMOS active inductor by a feedback resistance design,” IEEE Microwave and Wireless Components Letters, vol. 12, pp. 467-469, Dec. 2002.
[24]C.-H. Wu, C.-Y. Kuo, S.-I. Liu, “Selective metal parallel shunting inductor and its VCO application,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 52, pp. 1811-1818, Sept. 2005.
[25]A. Hajimiri, T. H. Lee, “Design issues in CMOS differential LC oscillators,” IEEE Journal of Solid State Circuits, vol. 34, pp. 717-724, May 1999.
[26]R. Caverly, CMOS RFIC Design Principles. Norwood: Artech House, 2007.
[27]A. D. Berny, A. M. Niknejad, R. G. Meyer, “A 1.8-GHz LC VCO with 1.3-GHz tuning range and digital amplitude calibration,” IEEE Journal of Solid State Circuits, vol. 40, pp. 909-917, Apr. 2005.
[28]T.-H. Lin, W. J. Kaiser, “A 900-MHz 2.5-mA CMOS frequency synthesizer with an automatic SC tuning loop,” IEEE Journal of Solid State Circuits, vol. 36, pp. 424-431, Mar. 2001.
[29]C.-S. A. Gong, M.-T. Shiue, K.-W. Yao, T.-Y. Chen, Y. Chang ; C.-H. Su, “A Truly Low-Cost High-Efficiency ASK Demodulator Based On Self-Sampling Scheme for Bioimplantable Applications,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 55, pp. 1464-1477, Jul. 2008.
[30]N. Boom, W. Rens, and J. Crols, “A 5.0mW 0dBm FSK transmitter for 315/433 MHz ISM applications in 0.25um CMOS,” in Proc. the 29th European Solid-State Circuits Conf. (ESSCIRC'04), pp. 199-202, Sept. 2004.
[31]Y.-H. Liu, C.-J. Tung, and T.-H. Lin, “A Low-Power Asymmetrical MICS Wireless Interface and Transceiver Design for Medical Imaging,” IEEE Biomedical Circuits and Systems Conference, pp. 162-165, Dec. 2006.
[32]K.-C. Liao, P.-S. Huang, W.-H. Chiu, and T.-H. Lin, “A 400-MHz/900-MHz/2.4-GHz Multi-band FSK Transmitter in 0.18-µm CMOS,” IEEE Asian Solid-State Circuits Conference, pp. 353-356, Nov. 2009.
[33]V. Karam, P.H.R. Popplewell, A. Shamim, J. Rogers, and C. Plett, “A 6.3 GHz BFSK Transmitter with On-Chip Antenna for Self-Powered Medical Sensor Applications,” IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, pp. 101-104, June 2007.
[34]高曜煌, “射頻鎖相迴路IC設計,” 滄海書局, 2005.
[35]劉深淵,楊清淵, “鎖相迴路,” 滄海書局, 2006.
|