參考文獻 |
[1] S. Deutsch, B. Keller, V. Chickermane, S. Mukherjee, N. Sood, S. K. Goel, J.-J. Chen, A. Mehta, F. Lee, and E. J. Marinissen, “DfT architecture and ATPG for interconnect
tests of JEDEC wide I/O memory-on-logic die stacks,” in Proc. Int’l Test Conf. (ITC), Nov. 2012, Paper 12.4, pp. 1–10.
[2] JEDEC, “JEDEC wide I/O single data rate,” http://www.jedec.org/, Dec. 2011.
[3] E. J. Marinissen, “Challenges and emerging solutions in testing TSV-based 2 1/2D- and 3D-stacked ICs,” in Proc. Conf. Design, Automation, and Test in Europe (DATE), Mar.
2012, pp. 1277–1282.
[4] E. J. Marinissen, J. Verbree, and M. Konijnenburg, “A structured and scalable test access architecture for TSV-based 3D stacked ICs,” in Proc. IEEE VLSI Test Symp. (VTS), May 2010, pp. 269–274.
[5] E. J. Marinissen, C. chuan Chi, J. Verbree, and M. Konijnenburg, “3D DfT architecture for pre-bond and post-bond testing,” in IEEE Int’l Conf. on 3D System Integration
(3DIC), Munich, Nov. 2010, pp. 1–8.
[6] C.-C. Chi, E. J. Marinissen, S. K. Wu, and C.-W. Wu, “DfT architecture for 3D-SICs with multiple towers,” in European Test, Mar. 2011, pp. 51–56.
[7] C.-F. Wu, C.-T. Huang, K.-L. Cheng, and C.-W. Wu, “Simulation-based test algorithm generation for random access memories,” in Proc. IEEE VLSI Test Symp. (VTS), Montreal, Apr. 2000, pp. 291–296.
[8] J.-S. Kim and et al., “A 1.2V 12.8 GB/s 2Gb mobile wird-I/O DRAM with 4 x 128 I/Os using TSV based stacking,” IEEE Jour. of Solid-State Circuits, vol. 47, no. 1, pp. 107–116, Jan. 2012.
[9] C.-W. Chou, Y.-J. Huang, and J.-F. Li, “Yield-enhancement techniques for 3D random access memories,” in Proc. IEEE International Symp. on VLSI Design, Automation and Test (VLSI-DAT), May 2010, pp. 104–107.
[10] T.-W. Tseng, J.-F. Li, and C.-C. Hsu, “ReBISR: A reconfigurable built-in self-repair scheme for random access memories in SOCs,” IEEE Trans. on VLSI Systems, vol. 18,
no. 6, pp. 921–932, June 2010.
[11] C.-F. Wu, C.-T. Huang, and C.-W. Wu, “RAMSES: a fast memory fault simulator,” in Proc. IEEE Int’l Symp. on Defect and Fault Tolerance in VLSI Systems (DFT), Albuquerque, Nov. 1999, pp. 165–173.
[12] Y. Xie, G. H. Loh, B. Black, and K. Bernstein, “Design space exploration for 3D architecture,” ACM Journal on Emerging Technologies in Computing Systems, vol. 2, no. 2, pp. 65–103, Apr. 2006.
[13] J.-Q. Lu, “3-D hyperintegration and packaging technologies for micronano systems,” Proceedings of the IEEE, vol. 97, no. 1, pp. 18–30, Jan. 2009.
[14] M. Koyanagi, T. Fukushima, and T. Tanaka, “High-density through silicon vias for 3-D LSIs,” Proceedings of the IEEE, vol. 97, no. 1, pp. 49–59, Jan. 2009.
[15] M. Motoyoshi, “Through-silicon via (TSV),” Proceedings of the IEEE, vol. 97, no. 1, pp. 43–48, Jan. 2009.
[16] V. F. Pavlidis and E. G. Friedman, “Interconnect-based design methodologies for threedimensional integrated circuits,” Proceedings of the IEEE, vol. 97, no. 1, pp. 123–140, Jan. 2009.
[17] P. Marchal, B. Bougard, G. Katti, M. Stucchi, W. Dehaene, A. Papanikolaou, D. Verkest, B. Sweinnena, and E. Beyne, “3-D technology assessment: path-finding the technology/ design sweet-spot,” Proceedings of the IEEE, vol. 97, no. 1, pp. 96–106, Jan. 2009.
[18] T. Zhang, R. Micheloni, G. Zhang, Z. R. Huang, and J. J.-Q. Lu, “3-D data storage, power delivery, and RF/optical transceiver–case studies of 3-D integration from system
design perspectives,” Proceedings of the IEEE, vol. 97, no. 1, pp. 161–174, Jan. 2009.
[19] J. U. Knickerbocker and et al., “3-D silicon integration and silicon packaging technology using silicon through-vias,” IEEE Jour. of Solid-State Circuits, vol. 41, no. 8, pp. 1718–1725, Aug. 2006.
[20] C. Ferri, S. Reda, and R. I. Bahar, “Parametric yield management for 3D ICs: Models and strategies for improvement,” ACM Journal on Emerging Technologies in Computing Systems(JETC), vol. 4, no. 4, pp. 19:1–19:22, Oct. 2008.
[21] R. Chatterjee and et al., “Three dimensional chip stacking using a wafer-to-wafer integration,” in Proc. IEEE Int’l Interconnect Technology Conf., June 2007, pp. 81–83.
[22] S. Reda, G. Smith, and L. Smith, “Maximizing the functional yield of wafer-to-wafer 3-D integration,” IEEE Trans. on VLSI Systems, vol. 17, no. 9, pp. 1357–1362, Sept.
2009.
[23] P. Jacob, A. Zia, O. Erdogan, P. M. Belemjian, J.-W. Kim, M. Chu, R. P. Kraft, J. F. Mcdonald, and K. Bernstein, “Mitigatin memory wall effects in high-clock-rate and
multicore CMOS 3-D processor memory stacks,” Proc. of the IEEE, vol. 97, no. 1, pp. 108–122, Jan. 2009.
[24] S. Borkar, “3D integration for energy efficient system design,” in Proc. IEEE/ACM Design Automation Conf. (DAC), June 2011, pp. 214–219.
[25] U. Kang and et al., “8Gb 3-D DDR3 DRAM using through-silicon-via technology,” IEEE Jour. of Solid-State Circuits, vol. 45, no. 1, pp. 111–119, Jan. 2010.
[26] A. K. T. Sekiguchi, K. Ono and Y. Yanagawa, “1-Tbyte/s 1-Gbit DRAM architecture using 3-D interconnect for high-throughput computing,” IEEE Jour. of Solid-State Circuits, vol. 46, no. 4, pp. 828–837, Apr. 2011.
[27] Micron and Samsung, “Hybrid memory cube,” http://www.hybridmemorycube.org/, 2011.
[28] E. J. Marinissen and Y. Zorian, “Testing 3D chips containing through-silicon vias,” in Proc. Int’l Test Conf. (ITC), Nov. 2009, ET1.1, pp. 1–11.
[29] E. J. Marinissen, “Testing TSV-based three-dimensional stacked ICs,” in Proc. Conf. Design, Automation, and Test in Europe (DATE), Mar. 2010, pp. 1689–1694.
[30] X. Wu, P. Falkenstern, and Y. Xie, “Scan chain design for three-dimensional integrated circuits (3D ICs),” in Proc. IEEE Int’l Conf. on Computer Design (ICCD), Oct. 2007,
pp. 208–214.
[31] X. Wu, Y. Chen, K. Chakrabarty, and Y. Xie, “Test-access mechanism optimization for core-based three-dimensional SOCs,” in Proc. IEEE Int’l Conf. on Computer Design (ICCD), Oct. 2008, pp. 212–218.
[32] B. Noia, K. Chakrabarty, and Y. Xie, “Test-wrapper optimization for embedded cores in TSV-based three-dimensional SOCs,” in Proc. IEEE Int’l Conf. on Computer Design (ICCD), Oct. 2009, pp. 70–77.
[33] U. Chandran and D. Zhao, “Thermal driven test access routing in hyper-interconnected three-dimensional system-on-chip,” in Proc. IEEE Int’l Symp. on Defect and Fault Tolerance in VLSI Systems (DFT), Oct. 2009, pp. 410–418.
[34] L. Jiang, Q. Xu, K. Chakrabarty, and T. M. Mak, “Layout-driven test architecture design and optimization for 3D SoCs under pre-bond test-pin-count constraint,” in Proc.
IEEE/ACM Int’l Conf. on Computer-Aided Design (ICCAD), Nov. 2009, pp. 191–196.
[35] D. L. Lewis and H.-H. S. Lee, “Testing circuit-partitioned 3D IC design,” in IEEE Computer Society Annual Symposium on VLSI, May 2009, pp. 139–133.
[36] Y.-J. Huang and J.-F. Li, “Testability exploration of 3-D RAMs and CAMs,” in Proc. IEEE Asian Test Symp. (ATS), Nov. 2009, pp. 397–402.
[37] P.-Y. Chen, C.-W.Wu, and D.-M. Kwai, “On-chip TSV testing for 3D IC before bonding using sense amplification,” in IEEE Asian Test Symp. (ATS), Taichun, Nov. 2009, pp. 450–455.
[38] ——, “On-chip TSV testing of blind and open-sleeve TSVs for 3D IC before bonding,” in Proc. IEEE VLSI Test Symp. (VTS), Santa Cruz, Apr. 2010, pp. 263–268.
[39] C.-W. Chou, J.-F. Li, J.-J. Chen, D.-M. Kwai, Y.-F. Chou, and C.-W. Wu, “A test integration methodology for 3D integrated circuits,” in Proc. IEEE Asian Test Symp. (ATS), Dec. 2010, pp. 377–382.
[40] Y. Cheng, L. Zhang, Y. Han, J. Liu, and X. Li, “Wrapper chain design for testing TSVs minimization in circuit-partitioned 3D SoC,” in IEEE Asian Test Symp. (ATS), Dec.
2011, pp. 181–186.
[41] D. L. Lewis, S. Panth, X. Zhao, S. K. Lim, and H.-H. S. Lee, “Designing 3D test wrappers for pre-bond and post-bond test of 3D embedded cores,” in Proc. IEEE Custom
Integrated Circuits Conf. (CICC), Nov. 2011, pp. 90–95.
[42] Y.-J. Huang, J.-F. Li, J.-J. Chen, D.-M. Kwai, Y.-F. Chou, and C.-W. Wu, “A built-in self-test scheme for the post-bond test of TSV in 3D ICs,” in Proc. IEEE VLSI Test
Symp. (VTS), May 2011, pp. 20–25.
[43] Xilinx, “Technical viability of stacked silicon interconnect technology,” http://www.xilinx.com/, 2010.
[44] ——, “Xilinx stacked silicon interconnect technology delivers breakthrough fpga capacity, bindwidth, and power efficiency,” http://www.xilinx.com/, 2010.
[45] P. Garrou, C. Bower, and P. Ramm, Handbook of 3D integration: technology and applications of 3D integrated circuits, 1st ed. Wiley-VCH, 2008.
[46] J.-F. Li and C.-W. Wu, “Is 3D integration an opportunity or just a hype?” in Proc. IEEE Asia and South Pacific Design Automation Conf. (ASP-DAC), Jan. 2010, pp.
541–543.
[47] H.-H. S. Lee and K. Chakrabarty, “Test challenges for 3D integrated circuits,” IEEE Design & Test of Computers, vol. 26, no. 5, pp. 26–35, Sept.-Oct. 2009.
[48] L. Jiang, Y. Liu, L. Duan, Y. Xie, and Q. Xu, “Modeling TSV open defects in 3D-stacked DRAM,” in Proc. Int’l Test Conf. (ITC), Oct. 2010, Paper 6.1, pp. 1–9.
[49] P.-Y. Chen, C.-W. Wu, and D.-M. Kwai, “On-chip testing of blind and open-sleeve TSVs for 3D IC before bonding,” in Proc. IEEE VLSI Test Symp. (VTS), April 2010, pp. 263–268.
[50] J.-W. You, S.-Y. Huang, D.-M. Kwai, Y.-F. Chou, and C.-W. Wu, “Performance characterization of tsv in 3d ic via sensitivity analysis,” in IEEE Asian Test Symp. (ATS),
2010, pp. 389–394.
[51] P. Jacob and et al., “Mitigating memory wall effects in high-clock-rate and multicore CMOS 3-D processor memory stacks,” Proceedings of the IEEE, vol. 97, no. 1, pp.
108–122, Jan. 2009.
[52] Y.-J. Hu, J.-F. Li, and Y.-J. Huang, “3-D content addressable memory architectures,” in Proc. IEEE Int’l Workshop on Memory Technology, Design and Testing (MTDT),
Aug. 2009, pp. 59–64.
[53] Tezzaron Semiconductor, “3D stacked dram/bi-star overview,” http://www.tezzaron.com/, 2008.
[54] I. Kim, Y. Zorian, G. Komoriya, H. Pham, F. P. Higgins, and J. L. Lweandowski, “Built in self repair for embedded high density SRAM,” in Proc. Int’l Test Conf. (ITC), Oct.
1998, pp. 1112–1119.
[55] V. Schober, S. Paul, and O. Picot, “Memory built-in self-repair using redundant words,” in Proc. Int’l Test Conf. (ITC), Baltimore, Oct. 2001, pp. 995–1001.
[56] S. Nakahara, K. Higeta, M. Kohno, T. Kawamura, and K. Kakitani, “Built-in self-test for GHz embedded SRAMs using flexible pattern generator and new repair algorithm,”
in Proc. Int’l Test Conf. (ITC), 1999, pp. 301–310.
[57] D. K. Bhavsar, “An algorithm for row-column self-repair of RAMs and its implementation in the Alpha 21264,” in Proc. Int’l Test Conf. (ITC), Atlantic City, Sept. 1999, pp. 311–318.
[58] T. Kawagoe, J. Ohtani, M. Niiro, T. Ooishi, M. Hamada, and H. Hidaka, “A built-in self-repair analyzer (CRESTA) for embedded DRAMs,” in Proc. Int’l Test Conf. (ITC), 2000, pp. 567–574.
[59] Y. Zorian, “Embedded infrastructure IP for SOC yield improvement,” in Proc. IEEE/ACM Design Automation Conf. (DAC), New Orleans, June 2002, pp. 709–712.
[60] C.-T. Huang, C.-F. Wu, J.-F. Li, and C.-W. Wu, “Built-in redundancy analysis for memory yield improvement,” IEEE Trans. on Reliability, vol. 52, no. 4, pp. 386–399, Dec. 2003.
[61] J.-F. Li, J.-C. Yeh, R.-F. Huang, C.-W. Wu, P.-Y. Tsai, A. Hsu, and E. Chow, “A built-in self-repair scheme for semiconductor memories with 2-D redundancy,” in Proc.
Int’l Test Conf. (ITC), Charlotte, Sept. 2003, pp. 393–402.
[62] P. Ohler, S. Hellebrand, and H.-J. Wunderlich, “An integrated built-in self-test and repair approach for memories with 2D redundancy,” in Proc. IEEE European Test Symposium (ETS), Freiburg, May 2007, pp. 91–99.
[63] T.-W. Tseng, Y.-J. Huang, and J.-F. Li, “DABISR: a defect-aware built-in self-repair scheme for single/multi-port RAMs in SOCs,” IEEE Trans. on Computer-Aided Design
of Integrated Circuits and Systems, vol. 29, no. 10, pp. 1628–1639, Oct. 2010.
[64] J.-F. Li, T.-W. Tseng, and C.-S. Hou, “Reliability-enhancement and self-repair schemes for SRAMs with static and dynamic faults,” IEEE Trans. on VLSI Systems, vol. 18,
no. 9, pp. 1361–1366, Sept 2010.
[65] ——, “A built-in method to repair SoC RAMs in parallel,” IEEE Design & Test of Computers, vol. 27, no. 6, pp. 46–57, Nov.-Dec. 2010.
[66] IEEE, IEEE 1149.1 Standard Test Access Port and Boundary-Scan Architecture. Piscataway: IEEE Standards Department, May 1990.
[67] F. de Jong and A. Biewenga, “SiP-TAP: JTAG for SiP,” in Proc. Int’l Test Conf. (ITC), Oct. 2006 Paper 14.3, pp. 1–10.
[68] A. J. van de Goor, Testing Semiconductor Memories: Theory and Practice. Gouda, The Netherlands: ComTex Publishing, 1998.
[69] ——, “Using march tests to test SRAMs,” IEEE Design & Test of Computers, vol. 10, no. 1, pp. 8–14, Mar. 1993.
[70] Y.-C. Yu, C.-W. Chou, J.-F. Li, C.-Y. Lo, D.-M. Kwai, Y.-F. Chou, and C.-W. Wu, “A built-in self-test scheme for 3D RAMs,” in Proc. Int’l Test Conf. (ITC), Anaheim,
Nov. 2012, Paper 14.4, pp. 1–9.
[71] L. Jiang, R. Ye, and Q. Xu, “Yield enhancement for 3D-stacked memory by redundancy sharing across dies,” in Proc. IEEE/ACM Int’l Conf. on Computer-Aided Design (ICCAD), Nov. 2010, pp. 230–234.
[72] J. Verbree, E. J. Marinissen, P. Roussel, and D. Velenis, “On the cost-effectiveness of matching repositories of pre-tested wafers for wafer-to-wafer 3D chip stacking,” in Proc. IEEE European Test Symposium (ETS), Mar. 2010, pp. 36–41.
[73] Y.-F. Tsai, F. Wang, Y. Xie, N. Vijaykrishnan, and M. J. Irwin, “Design space exploration for 3D cache,” IEEE Trans. on VLSI Systems, vol. 16, no. 4, pp. 444–455, Apr.
2008.
[74] A. Ohba and et al., “A 7-ns 1-Mb BiCMOS ECL SRAM with shift redundancy,” IEEE Jour. of Solid-State Circuits, vol. 26, no. 4, pp. 507–512, April 1991.
[75] J. R. Day, “A fault-driven, comprehensive redundancy algorithm,” in IEEE Design & Test of Computers, vol. 2, June 1985, pp. 35–44.
[76] S.-Y. Kuo and W. K. Fuchs, “Efficient spare allocation in reconfigurable arrays,” IEEE Design & Test of Computers, vol. 4, no. 1, pp. 24–31, Feb. 1987.
[77] M. Tarr, D. Boudreau, and R. Murphy, “Defect analysis system speeds test and repair of redundant memories,” Electronics, pp. 175–179, Jan. 12 1984.
[78] D. K. de Vries, “Investigation of gross die per wafer formulas,” IEEE Trans. on Semiconductor Manufacturing, vol. 18, no. 1, pp. 136–139, Feb. 2005.
[79] G. Katti, M. Stucchi, K. D. Meyer, and W. Dehaene, “Electrical modeling and characterization of through silicon via for three-diamensional ICs,” IEEE Trans. on Electron
Devices, vol. 57, no. 1, pp. 256–262, Jan. 2010. |