參考文獻 |
[1] N. Checka, D. D. Wentzloff, A. Chandrakasan, R. Reif, ”The Effect of Substrate Noise
on VCO Performance,” in Proc. IEEE Radio Freq. Integr. Circuits Symp., 2005,pp.
523 – 526.
[2] M. A. Méndez, D. Mateo, X. Aragonès, J. L. González, ”Phase noise degradation of
LC-tank VCOs due to substrate noise and package coupling,” in Proc. Conf. Solid-State
Circuits, 2005, pp. 105 – 108.
[3] S. Magierowski, K. Iniewski, C. Siu, “Substrate Noise Coupling Effect
Characterization for RF CMOS LC VCOs,” in Proc. 3th IEEE NEWCAS Conf., 2005,
pp.199 - 202
[4] C. Andrei, O. Valorge, F. Calmon, J. Verdier, C. Gontrand, ”Impact of substrate
perturbation on a 5GHz VCO spectrum,” in Proc. 16th Int.Microelectronics Conf. , 2004, pp.684-687.
[5] S. Bronckers, G. Vandersteen, L. D. Locht, M. Libois, G. V.Plas, Y. Rolain, ”
Experimental Analysis of the Coupling Mechanisms Between a 4 GHz PPA and a 5–7 GHz LC-VCO,” IEEE Transactions on Instrumentation and Measurement, vol. 58, no. 8, pp. 2706-2713, 2009.
[6] E. Charbon, R. Gharpurey, P. Miliozzi, R. G. Meyer, A. S. Vincentelli, Substrate noise:
analysis and optimization for IC design, Norwell, Massachusetts, Kluwer Academic
Publishers, 2001.
[7] A. Helmy, M. Ismail, Substrate Noise Coupling in RFICs, Springer, 2008.
[8] S. M. Sze, Physics of Semiconductor Devices, Wiley, New York, 1981.
[9] S. Lee, K. Kim, T. H. Oh, I. Song, H. Shin, M. Kim, J.S. Rieh, “Suppression of Digital
Noise Coupling on LNA in 0.13-um RFCMOS Technology by Global Guard Rings,” in
Silicon Monolithic Integrated Circuits in RF Systems, 2008, pp. 206 - 209.
[10] T. L. Hsu, Y. C. Chen, H. C. Tseng, V. Liang, J. S. Jan, ”psub Guard Ring Design and
Modeling for the Purpose of Substrate Noise Isolation in the SOC Era,” IEEE
Electron Device Letters, vol. 26, no. 9, pp. 693 – 695, Sept, 2005.
[11] G. A. Rezvani, J. Tao, “substrate isolation in 0.18um CMOS Technology,” in Proc.
IEEE Int. Conf. Microelectronic Test Structures, April, 2005, pp. 133 – 136.
[12] W. K. Yeh, S. M. Chen, Y. K. Fang, ”substrate Noise-coupling Characterization and
Efficient suppression in CMOS technology,” IEEE Electron Device Letters, vol. 51, no.
5, pp. 817 – 819, May, 2004.
[13] P. C. Yeh, H. K. Chiou, C. Y. Lee, J. Yeh, D. Tang, J. Chern, ”An experimental study
on high-frequency substrate noise isolation in BiCMOS Technology,” IEEE Electron Device Letters, vol. 29, no. 3, pp. 255 - 258, Mar, 2008.
[14] S. Bronckers, G. Vandersteen, G. VanderPlas,Y. Rolain,“On the P+ guard ring sizing
strategy to shield against substrate noise,” IEEE Radio Frequency Integrated Circuits (RFIC) Symposium , pp. 753 – 756, June 2007.
[15] N. Checka, D.-D. Wentzloff, A. Chandrakasan, R. Reif,“The Effect of Substrate Noise
on VCO Performance,”IEEE Radio Frequency integrated Circuits (RFIC) Symposium ,
pp. 523 – 526, June, 2005.
[16] S. Bronckers, K.Scheir, G.VanderPlas, Y.Rolain ,”The impact of substrate noise on a
48-53 GHz mm-wave LC-VCO,” IEEE Silicon Monolithic Integrated Circuits in RF Systems, pp. 1 - 4, 2009.
[17] S. Bronckers, K. Scheir, G. Vander Plas, G. Vandersteen, Y. Rolain,” A Methodology
to Predict the Impact of Substrate Noise in AnalogRF Systems,” IEEE Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 11, pp. 1613 - 1626, November, 2009.
[18] D. Leenaerts and P. de Vreede, "Influence of substrate noise on RF performance," in
proceedings of the 26th European Solid-State Circuits Conference, pp. 328-331, 2000.
[19] C. Soens, C. Crunelle, P. Wambacq, G. Vandersteen, S. Donnay, Y. Rolain, M. Kuijk,
and A. Barel, "Characterization of substrate noise impact on RF CMOS integrated
circuits in lightly doped substrates," in Proceedings of the 20th IEEE Instrumentation
and Measurement Technology Conference, pp. 1303-1308, 2003.
[20] S. Hazenboom, T. Fiez, and K. Mayaram, "Digital noise coupling mechanisms in a 2.4
GHz LNA for heavily and lightly doped CMOS substrates," in Proceedings of the IEEE
2004 Custom Integrated Circuits Conference, pp. 367-370, 2004.
[21] D. K. Su, M. J. Loinaz, S. Masui, and B. A. Wooley, “Experimental Result and
Modeling Techniques for Substrate Noise in Mixed.signal Integrated Circuits,”
IEEE J. Solid-State Circuits, vol. 28, no. 4, pp. 420-430, Apr. 1993.
[22] M. Werthen, I. Wolff, R. Keller,and W. Bischof, “Investigation of MMIC
Inductor Coupling Effect,” IEEE MTT-S International, vol.3, pp. 1793.1796, June
1997.
[23] A. O. Adan, M. Fukumi, K. Higashi, T. Suyma, M. Miyamoto, and M. Hayshi,
“Electromagnetic Coupling Effects in RFCMOS Circuits,” IEEE RFIC
Symposium, pp. 293-296, June 2002.
[24] Badaroglu, M., “Evolution of substrate noise generation mechanisms with CMOS
technology scaling” IEEE Trans. Circuits Syst. I, vol. 53, pp. 296 – 305, Feb. 2006.
[25] S. Lee, K. Kim, T.-H. Oh, I. Song, H. Shin, M. Kim, and J.-S. Rieh, ”Suppression of Digital Noise Coupling on LNA in 0.13-µm RFCMOS Technology by Global Guard Rings,” Silicon Monolithic Integrated Circuit in RF System, pp. 206-209, Jan. 2008.
[26] http://www.intel.com/technology/mooreslaw/
|