|| T. Shibata, S. Kimura, H. Kimura, Y. Imai, Y. Umeda, Y. Akazawa, “A design technique for a 60 GHz-bandwidth distributed baseband amplifier IC module, “ IEEE J. Solid State Circuits, vol. 39, no. 12, pp. 1537-1544, Dec. 1994.|
 K. W. Kobayashi, “Linearized darlington cascode amplifier employing GaAs PHEMT and GaN HEMT techonologies,” IEEE J. Solid-State Circuits, vol. 42, pp. 2116-2122, Oct. 2007.
 K. W. Kobayashi, R. Esfandiari, M. E. Hafizi, D. C. Streit, A. K. Oki, L. T. Tran, D. K. Umemoto, M. E. Kim, “GaAs HBT wideband matrix distributed and darlington feedback amplifiers to 24 GHz,” IEEE Trans. Microw. Theory and Tech., vol.39, no.12, pp.2001-2009, Dec. 1991.
 W. Ko, Y. Kwon, “High-gain direct-coupled matrix distributed amplifier using active feedback topology,” IEEE Compound Semiconductor Integrated Circuit Symp. Dig., Oct. 2004, pp. 309-312.
 J. Shohat, I. D. Robertson, S. J. Nightingale, “10-Gb/s driver amplifier using a tapered gate line for improved input matching,” IEEE Trans. Microw. Theory and Tech. vol. 53, pp. 3115-3120, Oct. 2005.
 M. Hafele, K. Beilenhoff, H. Schumacher, “GaAs distributed amplifiers with up to 350 GHz gain-bandwidth product for 40 Gb/s LiNbO3 modulator drivers,” European Microw. Conf., vol. 1, Oct. 2005.
 C. Meliani, W. Heinrich, “True broadband technique for on-chip-series connection of TWAs using differential distributed amplifiers,” IEEE Microw. Wireless Compon. Lett., vol. 19, pp. 248-250, April 2009.
 C. Meliani, M. Rudolph, W. Heinrich, “A 40 Gbps GaAs-HBT distributed amplifier with an over-fT cut-off frequency: analytical and experimental study,” in IEEE MTT-S International Microw. Symp. Dig., June 2005, pp.1857-1860.
 G. Wolf, S. Demichel, R. Leblanc, R. Lefevre, G. Dambrine, and H. Happy,” A metamorphic GaAs HEMT distributed amplifier with 50 GHz bandwidth and low noise for 40 Gbits/s,” in IEEE MTT-S International Microw. Symp. Dig., 2005, pp. 2231-2233.
 C. Meliani, G. Post, G. Rondeau, J. Decobert, W. Mouzannar, E. Dutisseuil, and R. Lefevre, “DC-92 GHz ultra-broadband high gain InP HEMT amplifier with 410 GHz gain-bandwidth product,” IEE Electronics Lett., vol. 20, no. 20, pp. 1175-1176, Sept. 2002.
 T. Kraemer, C. Meliani, F. J. Schmueckle, J. Wuerfl, G. Traenkle, “Traveling-wave amplifiers in transferred substrate InP-HBT technology,” IEEE Trans. Microw. Theory and Tech., vol. 57, pp. 2114-2121, Sept. 2009.
 K. Moez, M. Elmasry, “A 10dB 44GHz loss-compensated CMOS distributed amplifier,” IEEE International Solid-State Circuits Conference, pp. 548-621, Feb 2007.
 M.-D. Tsai, H. Wang, J.-F. Kuan, and C.-S. Chang, “A 70GHz cascaded multi-stage Distributed amplifier in 90nm CMOS technology,” IEEE Int. Solid-State Circuit Conf. Dig., vol. 1, Feb. 2005, pp.402-403.
 R.-C. Liu, T.-P. Wang, L.-H. Lu, H. Wang, “An 80GHz traveling-wave amplifier in a 90nm CMOS technology,” IEEE Int. Solid-State Circuit Conf. Dig., vol. 1, Feb. 2005, pp.154-155.
 A. Boni, A. Pierazzi, C. Morandi, “A 10-b 185-MS/s track-and-hold in 0.35-μm CMOS,” IEEE J. Solid-State Circuits, vol. 36, no. 02, pp. 195-203, Feb. 2001.
 X. Li, W.-M. Kuo, Y. Lu, R. Krithivasan, J.D. Cressler, and A.J. Joseph, “A 5-bit, 18 GS/sec SiGe HBT track-and hold amplifier,” in 2005 IEEE Compound Semiconductor Integr. Circuit Symp., Oct. 2005, pp. 105-108.
 H.-G. Wei, U-Fat Chio, Y. Zhu, S.-W. Sin, S.-P. U, R. P. Martins, “A rapid power-switchable track-and-hold amplifier in 90-nm CMOS,” IEEE Trans. Circuits Syst. II, Ex Briefs, vol. 57, no. 01, pp. 16-20, Jan. 2010.
 J.-C. Chien, L.-H. Lu, “40-Gb/s high-gain distributed amplifiers with cascaded gain stages in 0.18-mm CMOS,” IEEE Journal of Solid-State Circuits, vol. 42, pp 2715-2725, Dec. 2007.
 J. Lee, A. Leven, J.S. Weiner, Y. Baeyens, Y. Yang, W.-J. Sung, J. Frackoviak, R.F. Kopf, and Y.-K. Chen, “A 6-b 12-GSamples/s track-and-hold amplifier in InP DHBT technology,” IEEE J. Solid-State Circuits, vol. 38, no. 06, pp. 1533-1539, June 2003.
 Y. Bouvier, A. Ouslimani, A. Konczykowska, and J. Godin, “A 1-GSample/s, 15-GHz input bandwidth master–slave track-and-hold amplifier in InP DHBT technology,” IEEE Trans. Microw. Theory Techn., vol. 57, no. 12, pp. 3181-3187, Dec. 2009.
 Y. Bouvier, A. Ouslimani, A. Konczykowska, and J. Godin, “A 40 G samples/s InP-DHBT track-and-hold amplifier with high dynamic range and large bandwidth,” in 2012 8th Int. Symp. On Commun. Syst., Networks & Digital Signal Process., July 2012, pp. 1-4.
 J. Deza, A. Ouslimani, A. Konczykowska, A. Kasbari, M. Riet, J. Godin, and G. Pailler, “A 50-GHz-small-signal-bandwidth 50 GSa/s Track&Hold amplifier in InP DHBT technology,” in 2012 IEEE MTT-S Int. Microw. Symp. Dig., June 2012, pp. 17-22.
 J. Deza, A. Ouslimani, A. Konczykowska, A. Kasbari, and J. Godin, “A 4 GSa/s, 16-GHz input bandwidth master-slave track-and-hold amplifier in InP DHBT technology,” in 2012 20th Telecommun. Forum, Nov. 2012, pp. 502-505.
 S. Daneshgar, Z. Griffith, M. Seo, M.J.W. Rodwell, “Low distortion 50 GSamples/s track-hold and sample-hold amplifiers,” IEEE J. Solid-State Circuits, vol. 49, no. 10, Jul. 2014.
 J.Deza, A. Ouslimani, A. Konczykowska, A. Kasbari, J. Godin, G. Pailler, “70 GSa/s and 51 GHz bandwidth track-and-hold amplifier in InP DHBT process,” Electronics Lett., vol.49, pp. 388-389, Mar. 2013.
 S. Shahramian, A. C. Carusone, and S. P. Voinigescu, “Design methodology for a 40-GSamples/s track and hold amplifier in 0.18-μm SiGe BiCMOS technology,” IEEE J. Solid-State Circuits, vol. 41, pp. 2233-2240, Sept. 2006.
 X. Li, W.-M. L. Kuo, and J. D. Creeler, “A 40 GS/s SiGe track-and-hold amplifier,” in IEEE Bipolar/BiCMOS Circuits and Technology Meeting, 2008, Oct. 2008, pp. 1-4.
 S. Shahramian, S. P. Voinigescu, and A. C. Carusone, “A 35-GS/s, 4-bit flash ADC with active data and clock distribution trees,” IEEE J. Solid-State Circuits, vol. 44, pp. 1709-1720, June 2009.
 M. Buck, M. Grözing, M. Berroth, M. Epp, and S. Chartier, “A 6 GHz input bandwidth 2 Vpp-diff input range 6.4 GS/s track-and-hold circuit in 0.25 μm BiCMOS,” in 2013 IEEE RFIC Symp. Dig., June 2013, pp. 159-162.
 H. Orser, and A. Gopinath, “A 20 GS/s 1.2 V 0.13μm CMOS switched cascode track-and-hold amplifier,” IEEE Trans. Circuits Syst. II, Ex Briefs, vol 57, pp. 512-516, July 2010.
 H.-L. Chen, S.-C. Cheng, B.-W. Chen, “A 5-GS/s 46-dBc SFDR track and hold amplifier,” in 2012 Int. Symp. on Intelligent Signal Processing and Communications Systems (ISPACS), 4-7 Nov. 2012, pp. 636-639.
 G. Tretter, D. Fritsche, C. Carta, F. Ellinger, “10-GS/s track and hold circuit in 28 nm CMOS,” in 2013 Int. Semiconductor Conf. Dresden-Grenoble (ISCDG), Sept. 2013, pp. 1-3.
 J. Proesel, G. Keskin, J.-O. Plouchart, L. Pileggi, "An 8-bit 1.5GS/s flash ADC using post-manufacturing statistical selection," 2010 IEEE Custom Integrated Circuits Conf., Sept. 2010, pp. 1-4.
 Y.-C. Liu, H.-Y. Chang, and K. Chen, “A 12 GB/s 3-GHz input bandwidth track-and-hold amplifier in 65 nm CMOS with 48-dB spur-free dynamic range,” in 2014 IEEE MTT-S Int. Microw. Symp. Dig., Florida, USA, Jun. 2014.
 H. Dinc, P.E. Allen, “A 1.2 GSample/s double-switching CMOS THA with -62 dB THD,” IEEE J. Solid-State Circuits, vol. 44, no. 3, pp.848-861, March 2009.
 S. Yamanaka, et al., “A 20-Gs/s track-and-hold amplifier in InP HBT technology,” IEEE Trans. Microw. Theory Techn., vol. 58, no. 9, pp. 2334-2339, Sept. 2010.
 T.D. Gathman, K.N. Madsen, J.C. Li, T.C. Oh, J.F. Buckwalter, “30.8 A 30GS/s double-switching track-and-hold amplifier with 19dBm IIP3 in an InP BiCMOS technology,” in IEEE Int. Solid-State Circuit Conf. Dig. of Techn. Papers, Feb. 2014, pp.1-3.
 Simon Louwsma, Ed van Tuijl, Bram Nauta, Time-interleaved Analog-to-Digital Converters, Springer, Inc., 2011.
 C.J.B. Fayomi, G.W. Roberts, M. Sawan, "Low-voltage CMOS analog bootstrapped switch for sample-and-hold circuit: design and chip characterization," in IEEE Int. Symp. on Circuits and Systems, vol. 3, May 2005, pp.2200-2203.
 J.-S. Chen, M.-D. Ker, “Circuit performance degradation of switched-capacitor circuit with bootstrapped technique due to gate-oxide overstress in a 130-nm CMOS process,” IEICE Transaction on Electronics, pp.378-384, Mar. 2008.
 S.H. Lewis, P.R. Gray, “A pipelined 5-Msample/s 9-bit analog-to-digital converter,” IEEE J. Solid-State Circuits, vol. 22, no. 6, pp. 954-961, Dec. 1987.
 A. Shamim, L. Roy, G. Tarr,V. Levenets, N. Fong, “24 GHz differential integrated antennas in 10 Ω-cm bulk silicon,” Antennas and Propagation Society International Symposium, 2005, vol. 1A, pp. 536-539.
 K. T. Chan, Y. D. Lin, C. Y. Chang, et al., “Integrated antennas on Si with over 100 GHz performance, fabricated using an optimized proton implantation process,” IEEE Microw. Compon. Lett., pp. 487-489, Nov. 2003.
 Kihong Kim, Hyun Yoon, Kenneth K. O, “On-chip wireless interconnection with integrated antennas,” IEEE International Electron Devices Meeting, pp. 485-488, Dec 2000.
 Kihong Kim, Kenneth K. O, “Characteristics of integrated dipole antennas on bulk, SOI, and SOS substrates,” IEEE Conf. on Interconnect Techn., June 1998, pp. 21-23.
 I.S. Chen, H.K. Chiou, N.W. Chen, “V-Band on-chip dipole-based antenna,” IEEE Trans. Antennas Propag., vol 57, no 10, pp. 2853–2861, Oct. 2009.
 M. Singer, K. M. Strohm, J.-F. Luy, E. M. Biel, “Active SIMMWIC-antenna for automotive applications,” IEEE Symp. on Microw., June 1997, pp.1265-1268.
 Jenshan Lin; Itoh, T., "Active integrated antennas," IEEE Trans. Microw. Theory and Techn., vol.42, no.12, pp.2186-2194, Dec 1994.
 Morteza Abbasi, S.E. Gunnarsson, N. Wadefalk, R. Kozhuharov, J. Svedin, S. Cherednichenko, I. Angelov, I. Kallfass, P. Leuther, H. Zirath, “Single-chip 220-GHz active heterodyne receiver and transmitter MMICs with on-chip integrated antenna,” IEEE Trans. Microw. Theory and Techn.,, vol.59, no.2, pp.466-478, Feb. 2011.
 A.L. Amadjikpe, D. Choudhury, C.E. Patterson, B. Lacroix, G.E. Ponchak, J. Papapolymerou, “Integrated 60-GHz antenna on multilayer organic package with broadside and end-fire radiation,” IEEE Trans. Microw. Theory and Techn., vol.61, no.1, pp.303-315, Jan. 2013.
 I-J. Chen, H. Wang, P. Hsu, “A V-band quasi-optical GaAs HEMT monolithic integrated antenna and receiver front end,” IEEE Trans. Microw. Theory Techn., vol. 51, No. 12, pp. 2461-2468, Dec. 2003.
 Ya-Yun Lin, Cheng-Hsun Wu, Tzyh-Ghuang Ma, “Miniaturized self-oscillating annular Ring active integrated antennas,” IEEE Trans. Antennas Propag., vol.59, no.10, pp.3597-3606, Oct. 2011.
 Seunggun Baek, Gang-Sik Lee, Kyunghaeng Lee, Yong Jee, “Multi-band active integrated antenna using Clapp oscillator circuit,” 2011 6th International Conf. on Telecommun. Systems, Services, and Applications (TSSA), 20-21 Oct. 2011, pp.69-72.
 M.D. Upadhayay, A. Basu, M. P. Abegaonkar, S. K. Koul, “Active integrated antenna using BJT with floating base,” IEEE Microw. Compon. Lett., vol.23, no.4, pp.202-204, April 2013.
 Cheng-Hsun Wu, Tzyh-Ghuang Ma, “Self-oscillating semi-ring active integrated antenna with frequency reconfigurability and voltage-controllability,” IEEE Trans. Antennas Propag., vol.61, no.7, pp.3880-3885, July 2013.
 Cheng-Hsun Wu, Tzyh-Ghuang Ma, “Pattern-reconfigurable self-oscillating active integrated antenna with frequency agility,” IEEE Trans. Antennas Propag., vol.62, no.12, pp.5992-5999, Dec. 2014.
 H.-K. Chiou, I.-S. Chen, Chen, W.-C., “High gain V-band active-integrated antenna transmitter using Darlington pair VCO in 0.13 μm CMOS process,” Electronics Letters, vol.46, no.5, pp.321-322, March 4 2010.
 H.-Y. Chang, R.-Y. Hung, Y.-L. Yeh, K. Chen, S.-H. Wu, Y.-C. Wang, “An 86-92 GHz frequency shift keying transmitter with an integrated antenna in 0.5 μm E/D- PHEMT technology,” IEEE Microw. Compon. Lett., pp. 749-751, Nov. 2009.
 S. Masuda, T. Takahashi, K. Joshin, “An over-110-GHz InP HEMT flip-chip distributed baseband amplifier with inverted microstrip line structure for optical transmission system,” IEEE Journal of Solid-State Circuits, vol. 38, pp. 1479-1484, Sep. 2003.
 J. Aguirre and C. Plett, “50-GHz SiGe HBT distributed amplifiers employing constant-k and m-derived filter sections,” IEEE Trans. Microw. Theory and Tech., vol. 52, no. 5, pp. 1573-1579, May 2004.
 H.-Y. Chang, “Design of broadband highly linear IQ modulator using a 0.5-μm E/D-PHEMT process for millimeter-wave applications” IEEE Microw. Wireless Compon. Lett., vol. 18, no. 7, pp. 491-493, July 2008.
 H.-Y. Chang, Y.-S. Wu, and Y.-C. Wang, “A 38% tuning bandwidth low phase noise differential voltage controlled oscillator using a 0.5 μm E/D-PHEMT process,” IEEE Microw. Wireless Compon. Lett., vol. 19, no. 07, pp. 467-469, July 2009.
 P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 5th ed., John Wiley & son, 2010, Chapter 7.
 “Sonnet User’s Guide,” 12th ed. Sonnet Software, Inc., North Syracuse, NY, 2009.
 B. S. Virdee, A. S. Virdee, and B. Y. Banyamin, Broadband Microwave Amplifiers, Artech House, 2004, Chapter 2.
 D. M. Pozar, Microwave Engineering, second ed., John Wiley & son, 1998, Chapter 8.
 A. S. Sedra, K. C. Smith, Microelectronic Circuits, 5th ed., New York: Oxford, 2004, Chapter 7.
 S.-H. Weng, H.-Y. Chang, and C.-C. Chiong, “A DC-21 GHz low imbalance active balun using darlington cell technique for high speed data communications,” IEEE Microw. Wireless Compon. Lett., vol. 19, no. 11, pp. 728-730, Nov. 2009.
 S. Galal, B. Razavi, “40-Gb/s amplifier and ESD protection circuit in 0.18-μm CMOS technology,” IEEE Journal of Solid-State Circuits, vol. 39, pp. 2389-2396, Dec. 2004.
 J. Aguirre, C. Plett, P. Schvan, “A 2.4Vp-p output, 0.045-32.5 GHz CMOS distributed amplifier,” IEEE Radio Frequency Integrated Circuits Symposium, pp. 427-430, June 2007.
 Behzad Razavi, Principles of Data Conversion System Design, Willey-IEEE Press, 1994.
 Walt Kester, MT-003 tutorial : Understand SINAD, ENOB, THD, THD+N, and SFDR so You Don’t Get Lost in the Noise Floor, Analog Devices, Inc..
 Walt Kester, MT-017 tutorial : Oversampling Interpolating DACs, Analog Devices, Inc..
 C. Pearson, High-speed, analog-to-digital converter basics, Texas Instrument Application Report, Jan. 2011.
 P. Poshala, Why oversample when undersampling can do the job?, Texas Instrument Application Report, Jun. 2013.
 Hank Zumbahlen, Basic Liner Design, Analog Devices, Inc., 2007.
 Walt Kester, Analog-Digital Conversion, Analog Devices, Inc., 2004.
 J. C. Jensen and L. E. Larson, “A broadband 10-GHz track-and-hold in Si/SiGe HBT technology,” IEEE J. Solid-State Circuits, vol. 36, pp. 325–330, 2001.
 C. Fiocchi, U. Gatti, and F. Maloberti, “Design issues on high-speed high-resolution track-and-holds in BiCMOS technology,” Proc. Inst. Elect. Eng.—Circuits, Devices Syst., vol. 147, no. 2, pp. 100–106, Apr. 2000.
 P. Vorenkamp, Eindhoven, Netherlands Philips Res. Lab., J.P.M. Verdaasdonk, “Fully bipolar, 120-Msample/s 10-b track-and-hold circuit,” IEEE J. Solid-State Circuits, vol. 27, no. 7, pp. 988-992, Jul. 1992.
 H. Aggrawal, A. Babakhani, "A 40GS/s Track-and-Hold amplifier with 62dB SFDR3 in 45nm CMOS SOI," in IEEE MTT-S International Microw. Symp. Dig., June 2014, pp. 1-3.
 Y.-M. Lin, B. Kim, and P. R. Gray, “A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3-μm CMOS,” IEEE J. Solid-State Circuits, vol. 26, no. 04, pp. 628-636, Apr. 1991.
 H.-Y. Chang, Y.-C. Liu, S.-H. Weng, C.-H. Lin, Y.-L. Yeh, and Y.-C. Wang, “Design and analysis of a DC–43.5-GHz fully integrated distributed amplifier using GaAs HEMT–HBT cascode gain stage,” IEEE Trans. Microw. Theory Techn., vol. 59, no. 2, pp. 443-455, Feb. 2011.
 F. Centurelli, P. Monsurro, A. Trifiletti, “A model for the distortion due to switch on-resistance in sample-and-hold circuits,” in 2006 IEEE Int. Symp. on Circuits and Systems, May 2006. pp. 21-24.
 C.-C. Shen, H.-Y. Chang, and Y.-C. Wang, “A Monolithic 3.5-to-6.5 GHz GaAs HBT-HEMT/common-emitter and common-gate stacked power amplifier” IEEE Microw. Compon. Lett., vol. 22, no. 09, pp. 474-476, Sept. 2012.
 H.-Y. Chang, C.-H. Lin, Y.-C. Liu, Y.-L. Yeh, K. Chen, and S.-H. Wu, “65 nm CMOS dual-gate device for Ka-band broadband low noise amplifier and high-accuracy quadrature voltage controlled oscillator,” IEEE Trans. Microw. Theory Techn., vol. 61, no. 06, pp. 2402-2413, Jun. 2013.
 Y.-A. Lin, Y.-C. Yeh, Y.-C. Liu and H.-Y. Chang, “A 55-dB SFDR 16-GS/s track-and-hold amplifier in 0.18 μm SiGe using differential feedthrough cancellation technique,” in 2016 IEEE MTT-S Int. Microw. Symp. Dig., San Francisco, USA, May. 2016.
 PPC-100 Series Wireless LAN Bridge Brochure ElvaLin LLC Corporation. Solon, OH, Jun. 2004.
 H.-Y. Chang, and C.-Y. Chan, “A low loss high isolation DC-60 GHz SPDT traveling-wave switch with a body bias technique in 90 nm CMOS process,” IEEE Microw. Compon. Lett., vol. 20, no. 02, pp. 82-84, Feb. 2010.
 C. A. Balanis, Antenna theory analysis and design, 3rd ed. John Wiley & Sons, 2005.
 J. E. Storer,“ Impedance of Thin-Wire Loop Antennas,” Amer. Inst. Elec. Eng. Trans., vol. 75, pp. 606-619, Nov. 1956.
 K. Chang, RF and Microwave Wireless Systems, John Wiley & Sons, 2000.