矽基光學平台技術為核心之雙向4通道 x 10-Gbps光學連接收發模組

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：12

、訪客IP：3.142.135.86

姓名

盧冠甫(Guan-Fu Lu) 查詢紙本館藏

畢業系所

光電科學與工程學系

論文名稱

矽基光學平台技術為核心之雙向4通道 x 10-Gbps光學連接收發模組
(4 Channels x 10-Gbps Optical Interconnect Transceiver Based on Silicon Optical Bench Technology)

相關論文

★ 具平坦化側帶之超窄帶波導模態共振濾波器研究	★ 以矽光學平台為基礎之4通道×10-Gbps 光學連結模組之接收端研究
★ 透明導電層上之高分子聚合物微奈米光學結構於氮化鎵發光二極體光學特性研究	★ 具45度反射面之非共平面轉折波導光路
★ 以矽光學平台為基礎之4通道 x 10 Gbps光學連結模組之發射端	★ 具三維光路之光連接發射端模組
★ 建立於矽基光學平台之高分子聚合物波導光路	★ 適用於色序式微型投影機之微透鏡陣列積分器光學系統研製
★ 發光二極體色溫控制技術及其於色序式微型投影機之應用	★ 具45˚矽基反射面高分子聚合物波導之10-Gbps晶片內部光學連接收發模
★ 在陶瓷基板實現高速穿孔架構之5-Gbps光學連接模組	★ 具垂直分岔光路之10-Gbps雙輸出矽基光學連接模組
★ 利用光展量概念之微型投影機光學設計方法與實作	★ 以1 × 2垂直分岔高分子聚合物光路實現單晶片20-Gbps矽基光學連接模組
★ 利用三維矽波導光路實現10-Gbps單晶片光學連接模組	★ 具垂直耦光45˚矽基反射面之高分子聚合物波導應用於20-Gbps單晶片光學連接模組

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

至系統瀏覽論文 ( 永不開放)

摘要(中)

在本論文中，將提出以本實驗室開發完成的矽基光學平台(Silicon Optical Bench, SiOB ) 為核心之收發模組的開發評估、實作及高頻量測；此平台具有微型化被動對準、光程短的優勢，以及高深度45°微反射面提供光路非共平面轉折，在光學連接模組之應用上具有相當潛力。
本論文提出之模組為一雙向4通道×10-Gbps之收發模組，其中包含：雙向光學組裝件(Bi-Directional Optical Sub-Assembly, BOSA) 、接收端與發射端之驅動積體電路(Driver IC)、12芯帶狀光纖封裝(Fiber Mounting) 和高頻電路板之設計。光學組裝件與印刷電路板之間以 COB(Chip-on-Board)方式整合; 在模組高頻量測中，發射端在常溫下可通過裕度(Margin) 25%的10G-Ethernet眼罩(Eye Mask)，接收端之誤碼率可達到10-12等級，證實此光學收發模組具有雙向平行化4通道×10-Gbps的資料傳輸能力，可運用於板對板(Board to Board)間的資料傳輸。

摘要(英)

In this thesis, a bi-directional 4-channels×10-Gbps optoelectronic transceiver base on this Silicon Optical Bench technology is proposed. This transceiver including a Bi-Directional Optical Sub-Assembly (BOSA), transmitter driver IC, receiver TIA, Fiber ribbon assembly and PCB with high frequency trace design. BOSA and PCB have some specific design for conventional Chip-on-Board (COB) process. In eye diagram measurement, the transmitter can pass 10-G Ethernet eye mask with 25% margin at room temperature; Bit error rate (BER) of Receiver can achieve 10-12 order, which confirm the transceiver’s ability of 10-Gbps data transmission.

關鍵字(中)

★ 收發模組
★ 光連接
★ 矽光學

關鍵字(英)

★ Silicon optical bench
★ Transceiver
★ Optical interconnect

論文目次

第一章緒論 1
1-1 前言 1
1-2 研究動機與目的 3
1-3 以矽基光學平台為核心之收發模組架構 5
第二章光連接收發模組結構與設計 8
2-1 收發雙向光學組裝件 8
2-1-1 矽基光學平台 9
2-1-2 面射型雷射與光檢測器 12
2-2 驅動積體電路 14
2-3 高頻印刷電路板 16
第三章光連接收發模組製程與封裝 19
3-1 COB製程 19
3-2 金屬連接線對高頻特性影響 22
3-2-1 金屬連接線長度之影響 22
3-2-2 導線封膠之影響 24
3-3 光纖陣列封裝 25
第四章光連接收發模組之高頻特性量測 28
4-1 量測架構 28
4-2 發射端眼圖量測 30
4-2-1 驅動電流對眼圖之影響 30
4-2-2 不同環境溫度對眼圖之影響 35
4-2-3 耦光效率對眼圖之影響 37
4-2-4 發射端結果討論 38
4-3 接收端眼圖量測 40
4-3-1 不同輸入光源之眼圖比較 40
4-3-2 不同環境溫度之眼圖比較 42
第五章結論 44
參考文獻 45

參考文獻

1.
B. E. Lemoff, M. E. Ali, G. Panotopoulos, G. M. Flower, B. Mahdavan, A. F. J. Levi, and D. W. Dolfi, “MAUI: Enabling fiber-to-processor with parallel multiwavelength optical interconnects,” IEEE J. Lightwave Technol., 22(9), 2043-2054 (2004)
2.
S. Hiramatsu and T. Mikawa, “Optical design of active interposer for high-speed chip level optical interconnects,” IEEE J. Sel. Top. Quantum Electron., 24(2), 927-934 (2006)
3.
M. Aljada, K. E. Alameh, Y. T. Lee, and I. S. Chung, “High-speed (2.5 Gbps) reconfigurable inter-chip optical interconnects using opto-VLSI processors,” Opt. Express, 14(15), 6823-6836 (2006).
4.
X. Wang and R. T. Chen, “Fully embedded board level optical interconnects—From point-to-point interconnection to optical bus architecture,” Proc. SPIE, 6899, 6899031-6899039 (2008).
5.
R. Heming, L. C. Wittig, P. Dannberg, J. Jahns, E. B. Kley, and M. Gruber, “Efficient planar-integrated free-space optical interconnects fabricated by a combination of binary and analog lithography,” IEEE J. Lightwave Technol., 26(14), 2136-2141 (2008).
6.
P. Lukowicz et al., “Optoelectronic interconnection technology in the HOLMS system,” IEEE J. Sel. Top. Quantum Electron., 9(2), 624-635 (2003).
7.
Hsu-Liang Hsiao, Hsiao-Chin Lan, Chia-Chi Chang, Chia-Yu Lee, Siou-Ping Chen, Chih-Hung Hsu, Shuo-Fu Chang, Yo-Shen Lin, Feng-Ming Kuo, Jin-Wei Shi, and Mount-Learn Wu, “Compact and passive-alignment 4-channel × 2.5-Gbps optical interconnect modules based on silicon optical benches with 45° micro-reflectors” Optics Express, Vol. 17, Issue 26, pp. 24250-24260 (2009)
8.
楊凌岡，“以矽光學平台為基礎之4通道 ? 10-Gbps光學連結模組之發射端”，(中央大學光電所碩士論文，台灣，2010).
9.
陳進達，“以矽光學平台為基礎之4通道 ? 10-Gbps光學連結模組之接收端”，(中央大學光電所碩士論文，台灣，2010).
10.
Avago’s official website : http://www.avagotech.com.tw/pages/en/press/afbr79q4z_q5z
11.
Intel’s official website : http://blogs.intel.com/technology/2010/01/ces_2010_-_light_peak.php?wapkw=%28light+peak%29
12.
Gigoptix’s official website : http://www.avagotech.com.tw/pages/en/press/afbr79q4z_q5z
13.
Tien-Tsorng Shih, Min-Jing Lin, Pei-Hao Tseng, Yi-Jen Chiu, Chang-You Li, Tuan-Yu Hung and Wood-Hi Cheng, “10Gb/s bi-directional optical sub-assembly module for the application of FTTH network”, SPIE Photonic West 2007, USA
14.
J. Yeh, R. K. Kostuk, and K. Tu, “Hybrid free-space optical bus system for board-to-board interconnections,” Appl. Opt., vol. 3, no. 32, pp. 354–6364, 1996
15.
Stanley E. Swirhun, Boulder, Tohsi K, Uchida, Northglenn, both of colo, ”Parallel Optical Interconnect” Appl No: 667,367, U.S. patent Jun. 21, 1996, USA
16.
N. Savage, “Linking with light,” IEEE Spectr. vol. 39, no. 8, pp. 32–36, 200
17.
Christoph Berger*, Bert Jan Offrein, Martin Schmatz IBM Zurich Research Laboratory “Challenges for the introduction of board-level optical interconnect technology into product development roadmaps” CH-8803 Rueschlikon, Switzerland.
18.
H. Takahara, "Optoelectronic multichip module packaging technologies and optical input/output interface chiplevel packages for the next generation of hardware systems," Selected Topics in Quantum Electronics, IEEE Journal of 9 (2), 443-451, 2003
19.
S. Hiramatsu and T. Mikawa, “Optical design of active interposer for high-speed chip level optical interconnects,” IEEE J. Sel. Top. Quantum Electron., 24(2), 927-934, 2006.
20.
DAVID V. PLANT, MEMBER, IEEE, AND ANDREW G. KIRK, MEMBER, IEEE, ”Optical Interconnects at the Chip and Board Level: Challenges and Solutions”
21.
Graham T. Reed, and Andrew P. Knights, “Silicon Photonics,” Wiley(2004).

指導教授

伍茂仁(Mount-Learn Wu)

審核日期

2011-7-6

推文