參考文獻 |
【1】 Jack St. Clair Kilby, “Turning Potential into Realities: The Invention of the Integrated Circuit (Nobel Lecture)”, WILEY-VCH-Verlag GmbH, Vol. 2, Issue: 8-9, pp. 482–489, 2001.
【2】 P.K. Bondyopadhyay, “Moore's law governs the silicon revolution”, IEEE, Vol. 86, Issue: 1, pp. 78-81, 1998.
【3】 Ibrahim Ban et al., “Integration of Back-Gate Doping for 15-nm Node Floating Body Cell (FBC) Memory”, IEEE, VLSI Technology (VLSIT), 2010 Symposium on, pp. 159-160, June 2010.
【4】 莊達人,VLSI製造技術,五版,高立圖書有限公司,臺北縣,民國九十一年。
【5】 G. K. Celler and S. Cristoloveanu, “Frontiers of Silicon-on-Insulator”, Journal of Applied Physics, Vol. 93, Issue 9, pp. 4955-4978, May 2003.
【6】 J. B. Kuo and K.-W. Su, CMOS VLSI Engineering: Silicon-on-Insulator (SOI), Kluwer Academic Publishers, Boston, 1998.
【7】 J.-P. Colinge, Silicon-on-Insulator Technology: Materials to VLSI, 3rd Edition, Springer Science+Business Media, Inc., New York, 2004.
【8】 M. Bruel, “Silicon on insulator material technology”. Electronics Letters, Vol. 31, Issue 14, pp. 1201-1202, Jul 1995.
【9】 J. B. Lasky, et al., “Silicon-on-Insulator (SOI) by Bonding and Etch-Back”, Electron Devices Meeting, 1985 International, Vol. 31, pp. 684-687, 1985.
【10】 Q.-Y. Tong and U. Gösele, Semiconductor Wafer Bonding: Science and Technology, John Wiley&Sons, Inc., New York, 1999.
【11】 T Yonehara & Kiyofumi Sakaguchi., “ELTRAN®; Novel SOI Wafer Technology”, JSAP International, No.4, pp10-16, 2001.
【12】 T.-H. Lee, “Semiconductor thin film transfer by wafer bonding and advanced ion implantation layer splitting technologies”, Duke University, Ph.D. Dissertation, 1998.
【13】 A. Uhir, “Electrolytic shapping of germanium and silicon”, Bell System Tech. J., Vol. 35, pp. 333, 1956.
【14】 F. Dross et al., “Stress-induced large-area lift-off of crystalline Si films”, Applied Physics A – Materials Science & Processing, Vol. 89, Num. 1,pp 149-152, 2007.
【15】 Jan Vaes et al., “SLiM-Cut thin silicon wafering with enhanced crack and stress control” proceedings of the SPIE, proceedings Vol. 7772, 2010.
【16】 Ken Fujita et. al., “Development of Radio Frequency Circuit Using Silicon-on-Sapphire (SOS) Technology”, Oki Technical Review, Issue 203, Vol. 72 No. 3, 2005.
【17】 張育嘉,「圖形化藍寶石基板應用於氮化鎵發光二極體之研究」,國立中央大學,光電科學研究所,碩士論文,民國九十七年。
【18】 H. M. Manasevit and W. I. Simpson, “Single-Crystal Silicon on a Sapphire Substrate”, Journal of Applied. Physics, Vol. 35, pp 1349-1351, 1964.
【19】 Rapp, A.K. and Ross, E.C.”, Silicon-on-Sapphire Substrates Overcome MOS Limitations”, Electronics, pp 113, September 25, 1972.
【20】 Toshiyuki Nakamura et al. “Silicon on Sapphire (SOS) Device Technology”, Oki Technical Review, Issue 200 Vol. 71 No. 4, 2004.
【21】 Kouichi Murakami et al. “Explosive Crystallization Starting from an Amorphous-Silicon Surface Region during Long Pulse Laser Irradiation”, Physical review letters, Vol. 59, No.19, 1987.
【22】 S. S. Lau, et al, “Improvement of Crystalline Quality of Epitaxial Si Layers by Ion-Implantation Techniques”, Applied Physics Letters, Vol. 34, Issue 1, January, 1979.
【23】 Hoon Young Cho and Chan Jin Park, “Hydrogenation effect on silicon on sapphire grown by rapid thermal chemical vapor deposition”, Physica E, Vol. 16, Issue: 3-4, pp 489-494, 2003
【24】 Y. T. Cheng, et al., “Localized Silicon Fusion and Eutectic Bonding for MEMS Fabrication and Packaging”, Journal of Microelectromechanical Systems, Vol. 9, No. 1, Mar. 2000.
【25】 D. Sparks1, et al., “Wafer-to-wafer bonding of nonplanarized MEMS surfaces using solder”, J. Micromech. Microeng., 11, 630,(2001).
【26】 J. L. Murray and A. J. McAIister, “The AI-Si (Aluminum-Silicon) System”, Bulletin of Alloy Phase Diagrams, Vol. 5, No. 1, 1984.
【27】 B. Aspar et al., “Basic mechanisms involved in the Smart-Cut® process” Microelectronic Engineering, Vol. 36, pp 233-240, 1997
【28】 Christophe Maleville and Carlos Mazure, “Smart-Cut_ technology: from 300 mm ultrathin SOI production to advanced engineered substrates”, Solid-State Electronics, Vol. 48, pp 1055–1063, 2004
【29】 Auberton-Herve, A.J., “SOI: materials to systems”, Electron Devices Meeting, 1996., International, pp 3-10 , Dec. 1996.
【30】 M. Ito et al., “Scalability potential in ELTRAN®SOI-epi wafer” SOI Conference, 2000 IEEE International, pp 10-11 , 2000.
【31】 I. Gordon et al., “Three novel ways of making thin-film crystalline-silicon layers on glass for solar cell applications”, Sol. Energy Mater. Sol. Cells, doi:10.1016/j.solmat.2010.11.031, 2010.
【32】 林家慶,「異質材料(石英/矽)晶圓鍵合之薄膜應力模擬與研究」,國立中央大學,機械工程學系機電整合產業研發碩士專班,碩士論文,民國九十七年。
【33】 John A. Thornton and D.W. Hoffman, “Stress-related effects in thin films”, Thin Solid Films, Vol. 171, Issue 1, pp 5-31, 1 April 1989.
【34】 田春林,「光學薄膜應力與熱膨脹係數量測之研究」,國立中央大學,光電科學研究所,博士論文,民國八十九年。
【35】 網路資料on line resources︰MatWeb:Material Property Data ,2010年11月20日,取自 http://www.matweb.com/
【36】 小川洋輝,崛池靖浩著,半導體潔淨技術,顏誠廷譯,普林斯頓國際有限公司,臺北縣,民國九十二年。
【37】 A. Saad et al., “Modeling of hydrogen diffusion in silicon crystals”, Nucl. Instr. and Meth. in Phys. Res., B 253, pp 118–121, 2006.
【38】 A.Y. Usenko, and W.N. Carr, “Hydrogenation of Trap Layer as an SOI Process Step”, 2000 IEEE International SOI Conference, Oct. 2000
【39】 William D. Callister, Materials Science and Engineering: An Introduction, John Wiley & Sons (Asia) Pte Ltd, 7th Edition, 2007.
【40】 F. Dross et al., “Stress-induced lift-off of method for kerf-loss-free wafering of ultra-thin(~50μm) crystalline Si wafers”, IEEE, 978-1-4244-1641-7, 2008.
【41】 林政諭,「熱應力誘發藍寶石基底上矽層轉移之研究」,國立中央大學,機械工程學系,碩士論文,民國九十九年。
|