| 摘要(英) |
As the device shrinking of semiconductor process, the process variation causes the mismatch and wire parasitic effect between elements becomes much more seriously. It also causes high complexity and time-consuming on design circuits. Therefore, layout automation is likely to play a key role in analog circuit design.
The performance of many types of analog circuits, like ADC, DAC, or filters etc., relies on the implementation of accurate capacitor ratio. Besides the elements matching, the circuit yield also suffers from the effect of parasitic capacitances. By considering the parasitic effect between each unit capacitor, several smaller unit capacitors will be parallel connected to replace the whole bigger capacitor to reduce these mismatch effects. In this thesis, a yield-aware capacitor array block creator, called App_CABC, is proposed to generate a capacitor array block. User can produce capacitor array fast and good. By a four-step procedure including initial parameter setting, capacitor placement, capacitor routing, parasitic capacitor and extraction, the capacitor array block will be produced. The router can be not only applied to the case of a pair of two targets but also to the multiple target capacitors. By the conjunction of an array assignment using of spatial correlation feature, three cases are used as examples to demonstrate the assignment-routing flow. The first is a case of two targets with a ratio of 1:1. The second is a case of multiple targets with continuous ratio of 45:16:2:1. The last is a case with exponentially continuous ratio of 8:4:2:1:1. After finishing layout creation, the wire parasitic capacitor will be extracted from Calibre. Finally, the accuracy of capacitor ratio and layout area will be contrasted for the evaluation the satisfaction. |
| 參考文獻 |
[1] P.-W. Luo, J.-E. Chen, C.L. Wey, L.-C. Cheng, J.-J. Chen, and W.-C. Wu, ”Impact of capacitance correlation on yield enhancement of mixed-signal/Analog integrated circuits,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 27, No. 11, pp. 2097-2101, November 2008.
[2] M. J. McNutt, S. LeMarquis and J. L. Dunkley, “Systematic capacitance matching errors and corrective layout procedures,” IEEE Journal of Solid-State Circuits, vol. 29, No. 5, pp. 611-616, May 1994.
[3] D. Khalil, M. Dessouky, V. Bourguet, M. M. Louerat, A. Catheline, and H. Ragai, “Evaluation of capacitor ratios in automated accurate common centroid capacitor arrays,” in Proc. 6th Int. Symp. Quality Electronics Design, pp. 143–147, Mar. 2005.
[4] D. Khalil and M. Dessouky, “Automatic generation of common-centroid capacitor arrays with arbitrary capacitor ratio,” in Proc. Des., Automation Test European Conference, pp. 576–580, Mar. 2002.
[5] Q. Ma, E. F. Y. Young, and K. P. Pun, “Analog placement with common centroid constraints,” Proc. International Conference on Computer-Aided Design, pp. 579-585, 2007.
[6] A. Hastings, The Art of Analog Layout, Prentice Hall, 2000.
[7] J.-E. Chen, P.-W. Luo, and C.L. Wey, “Yield evaluation of analog placement with arbitrary capacitor ratio,” Proc. of International Symp. on Quality Electronic Design, pp. 179-184, 2009.
[8] J.-E. Chen, P.-W. Luo, and C.L. Wey, “Placement optimization for yield Improvement of switched-capacitor analog integrated circuits,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol.29, No.2, pp.313-318, Feb. 2010.
[9] P.-W. Luo, J.-E. Chen, M.-Y. Huang, and C.L. Wey, “Design methodology for yield enhancement of switched-capacitor analog integrated circuits,” IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E94-A, No. 1, pp.352-361, Jan. 2011.
[10] J. Xiong, V. Zolotov, and H. Lei, “Robust extraction of spatial correlation,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 4, pp. 619–631, Apr. 2007.
[11] D. Johns, and K. Martin, Analog Integrated Circuit Design, J. Wiley & Sons, 1997.
[12] S. Haenzsche, S. Henker and R. Schuffny, “Modeling of capacitor mismatch and non-linearity effects in charge redistribution SAR ADCs,” Proc. Int. Conf. Mixed Design of Integrated Circuits Systems (MIXDEX), pp. 300-305, 2012.
[13] G. Casella and R. L. Berger, Statistical Inference, Duxbury Press, 2001.
[14] T. Yan and M. D. F. Wong, “BSG-Route: A length-matching router for general topology,” in Proc. ICCAD, pp. 499-505, 2008 |
[Endnote RIS 格式]
[相關文章]
[文章引用]
[完整記錄]
[館藏目錄]
至系統瀏覽論文 ( 永不開放)
plurk
funp
live
udn
HD
myshare
netvibes
friend
youpush
delicious
baidu
Google bookmarks
del.icio.us
hemidemi
facebook
twitter
google
reddit