具自我校正之高解析度抖動量測電路應用於高速串列傳輸系統

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：31

、訪客IP：3.22.209.115

姓名

張志宇(Chih-yu Chang) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

具自我校正之高解析度抖動量測電路應用於高速串列傳輸系統
(On-Chip High Resolution Jitter Measurement Circuit with Self-Calibration Technique for High-Speed Serial Link)

相關論文

★ 一種應用於觸控液晶顯示器的新型嵌入式開關	★ 多重相位之延遲鎖定迴路倍頻器設計與分析
★ 2.5Gbps串列收發器設計	★ 具低抖動與可適應式頻寬之自我偏壓鎖相迴路設計
★ 應用於串列傳輸之2.5GB/s CMOS 超取樣資料回復電路	★ 全數位任意責任週期之同步映射延遲電路
★ 全數位式互補金屬氧化半導自我取樣延遲線電路用於時脈抖動量測	★ 500MHz,30個相位輸出之鎖相迴路應用於三倍超取樣時脈回復系統
★ 設計於90奈米製程輸出頻率為100MHz-1GHz之具可適應性頻寬鎖相迴路	★ 高解析度可變動責任週期之同步複製延遲電路
★ 奈米CMOS晶片內序列傳輸之接收器	★ 奈米CMOS晶片內序列傳輸之送器
★ 基於鎖相迴路之多重相位脈波產生器	★ 低能量時脈儲存元件之分析、設計與量測
★ 具有預先增強器之Gbps串列連結傳送器及全數位超取樣資料回復器	★ 應用於10Gbps晶片系統傳輸鏈之低抖動自我校準鎖相迴路設計

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

在半導體製程技術不斷的演進之下，積體電路已朝單晶片化的系統整合方式發展，當系統整合於同一晶片上時，電路在時序上的掌握就變得相當重要，若時脈的抖動量過大或具相位偏移時，會造成系統在操作上的錯誤。因此在系統上便會選擇鎖相迴路來當作參考時脈來源，但就目前單晶片化的趨勢與操作速度的提升，要直接對鎖相迴路的輸出時脈信號抖動量進行量測已變成相當困難，此外利用外部儀器量測不僅需花費高額的成本，且儀器所引發的雜訊也使得測試結果受到影響，基於上述理由，內建自我測試電路便因此而產生。
本論文提出的「具自我校正之高解析度抖動量測電路應用於高速串列傳輸系統」以提高量測解析度、減少面積消耗、降低製程變異影響為設計目標。以往量測電路皆需要一組額外信號來當作參考信號源且有元件不匹配的問題，本論文利用自我取樣的方法搭配游標尺環形振盪器的作法來消除參考信號源與電路不匹配的問題，同時也能降低面積的消耗，此外為了能量測到在高速串列傳輸系統中時脈信號的微小抖動量，在電路中再加上時間放大電路來增加量測的精準度，然而製程變異也會對量測結果造成影響，因此電路中額外再加上第一級自動校正電路與第二級校正電路來補償製程變異的影響。
本次抖動量測電路是利用UMC90nm 1P9M製程來設計，可量測到3GHz的時脈抖動量，整體電路的解析度為2.0ps，功率消耗約為11.43mW。

摘要(英)

As the improvement of semiconductor technology, VLSI circuit has developed in a system on chip (SoC). When system integrated into a chip, the clock synchronous problem of SoC would become very important. If the clock jitter is excessive or phase deviation, the mistakes of system operation will be generated. In view of this problem, clock synchronization circuits such as PLLs and DLLs will be used the clock source. But on a tendency toward SoC system and high operating speed, it is difficult to measure the output clock jitter of the PLL circuit directly. In addition, using external measuring equipments not only need to take the high cost of equipment and noise caused by the test results also affected. For these reasons, the built-in self-test circuitry for clock jitter measurement can be produced.
This thesis on-chip high resolution jitter measurement circuit with self-calibration technique for high-speed serial link is proposed to improve the measurement resolution. It can reduce the measurement circuit area and reduce process variation effect. The conventional jitter measurement circuits need an additional signal as the reference source. In this thesis, the use of self-refereed method with vernier ring oscillator can eliminate the problems of the reference source. It also reduces the circuit mismatch and the chip area. In addition, in order to measure the tiny clock jitter in high-speed serial link, the proposed circuit uses the time amplifier circuit to increase the high accuracy. However, process variation will also influence the measure results. Therefore, the first auto-calibration and second calibration circuits are used to compensate the process variation.
This jitter measurement circuit is designed in UMC90nm 1P9M process. It can measure the 3GHz clock jitter. The resolution of the overall circuit is 2.0ps and power consumption is about 11.43mW.

關鍵字(中)

★ 時間放大電路
★ 抖動量測電路
★ 內建測試電路

關鍵字(英)

★ time amplifier
★ jitter measurement
★ BIST

論文目次

摘要 i
Abstract ii
致謝 iii
目錄 iv
圖目錄 vii
表目錄 x
第一章緒論 1
1.1 研究動機 1
1.2 論文架構 3
第二章抖動基本定義 4
2.1 時脈抖動的基本定義與分類 4
2.1.1. 週期性時脈抖動與應用 (Jper) 5
2.1.2. 週期對週期性時脈抖動與應用 (Jcc) 6
2.1.3. 長期性時脈抖動與應用 (Jlong) 7
2.2 時脈抖動的來源 8
2.2.1. 定量性抖動 8
2.2.2. 隨機性抖動 9
2.3 時脈抖動直方圖(Clock Jitter Histogram) 10
第三章時脈抖動量測方法介紹 12
3.1 Off-chip外部時脈抖動量測設備 12
3.2 On-chip內部時脈抖動量測方法 13
3.3 常見On-chip抖動時脈量測電路介紹 14
3.3.1. 時間數位轉換電路(TDC)與時間電壓轉換電路(TVC)[15] 14
3.3.2. 雙斜率量測法(Dual Slop Method)[16] 16
3.3.3. 脈衝縮減延遲量測法(Pulse-Shrinking Method)[17] 17
3.3.4. 延遲串列量測法(Delay Chain Method)[18] 18
3.3.5. 游標尺延遲線量測法(Vernier Delay Line Method)[19] 20
3.3.6. 游標尺環型振盪器量測法(Vernier Ring Oscillator Method)[20] ……………………………………………………………………...21
第四章改良式游標尺環形振盪器之抖動量測電路 23
4.1 自我取樣技巧 23
4.2 改良式時脈抖動量測電路流程 25
4.3 改良式內建時脈抖動量測電路架構圖與子電路操作 26
4.3.1. 自我取樣電路[23] 26
4.3.2. 時間放大電路[25] 28
4.3.3. 游標尺環形振盪量測電路 30
4.3.4. 切換式計數器電路 33
4.3.5. 校正電路 35
4.4 電路操作 40
4.4.1. 校正模式 40
4.4.2. 量測模式與規格訂定 44
第五章電路模擬與晶片量測結果 46
5.1 子電路模擬結果 47
5.1.1. 自我取樣電路 47
5.1.2. 時間放大電路 48
5.1.3. 游標尺環形振盪電路 49
5.1.4. 切換式計數器電路 50
5.1.5. 校正電路 52
5.2 全電路模擬 53
5.2.1. 校正模式模擬 53
5.2.2. 量測模式模擬 59
5.3 電路佈局與晶片照像圖 61
5.3.1. 電路佈局 61
5.3.2. 晶片照相圖 63
5.4 晶片環境設定與量測結果 64
5.4.1. 環境設定 64
5.4.2. 量測結果 65
5.5 電路模擬與晶片量測結果比較 68
第六章結論與未來改進方向 69
6.1 結論 69
6.2 未來改進方向 69
Reference 71

參考文獻

[1] T. Wu, K. Mayaram, and U. Moon, “An On-chip Calibration Technique for Reducing Supply Voltage Sensitivity in Ring Oscillators,” IEEE Journal Solid-State Circuits, vol. 42, no. 4, pp. 775-783, Apr. 2007.
[2] K. H. Cheng, S. Y. Jiang, and Z. S. Chen, “BIST for Clock Jitter Measurements,” IEEE International Symposium on Circuits and Systems, vol. 5, pp. 577-580, May 2003.
[3] T. Xia, Z. J. Chen, and S. Jia, “A Novel Jitter Measurement Method with Built-In Oscillation Test Structure for Phase Locked Loops,” IEEE Electron Devices and Solid-State Circuits, pp. 149-152, Dec. 2005
[4] J. Patrin and M. Li, “Characterizing Jitter Histograms for Clock and DataCom Applications,” Designcon, 2004.
[5] “Jitter in Clock Sources,” Vectron International.
[6] F. Herzel and B. Razavi, “A Study of Oscillator Jitter Due to Supply and Substrate Noise,” IEEE Transactions on Circuits and Systems II, vol. 46, pp. 56-62, Jan. 1999.
[7] N. Soo, “Jitter Measurement Technique,” Pericom Application Brief AB36, Nov. 2000.
[8] “Understanding and Characterizing Timing Jitter,” Tektronix.
[9] C. Y. Chou, “On-Chip Jitter Measurement Circuits for Phase-Locked Loops,” MS. Thesis, National Tsing Hua University, Institute of Electronics Engineering, Taiwan, 2005.
[10] A. H. Chan and G. W. Robert, “A Jitter Characterization System Using a Component-Invariant Vernier Delay Line,” IEEE Transactions on VLSI System, vol. 12, pp. 79-94, Jan. 2001.
[11] B. Kaminska, “BIST means more measurement options for designers,” EDN Magazine, Dec. 2000.
[12] K. Ichiyama, M. Ishida, T. J. Yamaguchi, and M. Soma, “An On-Chip Delta-Time-to-Voltage Converter for Real-Time Measurement of Clock Jitter,” IEEE International Symposium on Circuits and Systems, pp. 2798-2801, May 2007.
[13] K. A. Taylor, B. Nelson, A. Chong, H. Lin, E. Chan, M. Soma, H. Haggag, J. Huard, and J. Braatz, “Special Issue on BIT CMOS Built-In Test Archetecture for High-Speed Jitter Measurement,” IEEE Transcations on Instrumentation and Measurement, vol. 54, pp. 975-987, Jun. 2005.
[14] M. A. Abas, G. Russell, and D. J. Kinniment, “Embedded High-Resolution Delay Measurement System Using Time Amplification,” IEEE Institution of Engineering of Technology Computers & Digital Techniques, pp. 77-86, Mar. 2007.
[15] T. Xia and J. C. Lo, “Time-to-Voltage Converter for On-Chip Jitter Measurement,” IEEE Transaction on Instrumentation and Measurement, vol. 52, pp. 1738-1748, Dec. 2003.
[16] E. R. Ruotsalainen, T. Tahkonen, and J. Kostamovaara, “An Integrated Time-to-Digital Converter with 30-ps Single-Shot Precision,” IEEE Journal of Solid-State Circuits, vol. 35, no. 10, pp. 1507-1510, Oct. 2000.
[17] P. Chen, S. L. Liu, and J. S. Wu, “A CMOS pulse-shrinking delay element for time interval measurement,” IEEE Transactions on Instrumentation and Measurement, vol. 47, pp. 594-598, Sep. 2000.
[18] R. B. Staszewski, S. Vemulapalli, P. Vallur, J. Wallberg, and P. T. Balsara, “1.3 V 20 ps Time-to-Digital Converter for Frequency Synthesis in 90-nm CMOS,” IEEE Transactions on Circuit and Systems, vol. 53, pp. 220-224, Mar. 2006.
[19] P. Dudek, S. Szczepanski, and J. V. Hatfield, “A High-Resolution CMOS Time-to-Digital Converter Utilizing a Vernier Delay Line,” IEEE Journal of Solid State Circuits, vol. 35, no. 2, pp.240-247, Feb. 2000.
[20] A. H. Chan and G. W. Roberts, “A Deep Sub-Micron Timing Measurement Circuit Using A Single-Stage Vernier Delay Line,” IEEE Custom Integrated Circuits, pp. 77-80, May 2002.
[21] Agilent, “Serial-ATA International Organization,” Version 1.0RC2, Jan. 2007.
[22] Agilent, “Agilent Infiniium Oscilloscope Jitter Analysis Technique.”
[23] T. Xia, H. Zheng, J. Li, and A. Ginawi, “Self-Refereed On-Chip Jitter Measurement Circuit Using Vernier Oscillators,” IEEE Computer Society Annual Symposium on VLSI, pp. 218-213, May 2005.
[24] K. H. Cheng, C.W. Huang, and S. Y. Jiang, “Self-Sampled Vernier Delay Line for Built-in Clock Jitter Measurement,” IEEE International Symposium on Circuits and Systems, pp. 1591-1594, May 2006.
[25] M. Oulmane and G. W. Roberts, “A CMOS　Time Amplifier for Femto-Second Resolution Timing Measurement,” IEEE International Symposium on Circuits and Systems, vol. 1, pp. 509-512, May 2004.
[26] M. M. Nejad and M. Sachdev, “A Monotonic Digitally Controlled Delay Element,” IEEE Journal of Solid-State Circuits, vol. 40, no. 11, pp. 2212-2219, Nov. 2005.
[27] K. Sung and L. S. Kim, “A High-Resolution Synchronous Mirror Delay Using Successive Approximation Register,” IEEE Journal of Solid-State Circuits, vol. 39, no. 11, pp. 1997-2004, Nov. 2004.
[28] S. Sunter and A. Roy, “On-Chip Digital Jitter Measurement, from Megahertz to Gigahertz,” IEEE Design & Test of Computers, pp. 314-321, July 2004.
[29] J. P. Jansson, A. Mantyniemi, and J. Kostamovaara, “A CMOS Time-to-Digital Converter With Better Than 10 ps Single-shot Precision,” IEEE Journal of Solid-State Circuits, vol. 41, no. 6, Jan. 2006.
[30] K. Nose, M. Kajita, and M. Mizuno, “A 1ps-Resolution Jitter Measurement Macro Using Interpolated Jitter Oversampling,” IEEE Journal of Solid-State Circuits, vol. 41, no. 12, Dec. 2006.
[31] J. C. Hsu and C. C. Su, “BIST for Measuring Clock Jitter of Charge-Pump Phase-Locked Loops,” IEEE Transactions on Instrumentation and Measurement, vol. 57, no. 2, Feb. 2008.
[32] S. Henzler, S. Koeppe, D. Lorenz, W. Kamp, R. Kuenemund, and D. D. Landsiedel, “A Local Passive Time Interpolation Concept for Variation-Tolerant High-Resolution Time-to-Digital Conversion,” IEEE Journal of Solid-State Circuits, vol. 43, no. 7, Jun. 2008.

指導教授

鄭國興(Kuo-hsing Cheng)

審核日期

2008-11-14

推文