參考文獻 |
[1] Rong Jiang, Wenyin Fu, J.M Wang, V. Lin, C.C.-P. Chen, “Efficient Statistical Capacitance Variability Modeling with Orthogonal Principle Factor Analysis,” IEEE/ACM International Conference on Computer-Aided Design, pp 683–690, Nov. 2005.
[2] Don Scansen, “Intel’s recipe for FUSI,” Nov. 2006.
[3] Michael Pronath, “Circuit Design for Yield with MunEDA WiCkeD,” MunEDA Technical Forum Taiwan, Apr. 2008.
[4] E. Felt, S. Zanella, C. Guardiani, A. Sangiovanni-Vincentelli, “Hierarchical Statistical Characterization of Mixed-signal Circuits Using Behavioral Modeling,” IEEE/ACM International Conference on Computer-Aided Design, pp. 374-380, Nov. 1996.
[5] J.F. Swidzinski, D. Alexander, M. Qu, M.A. Styblinski, “A Systematic Approach to Statistical Simulation of Complex Analog Integrated Circuits,” International Workshop on Statistical Metrology, pp. 86-89, Jun. 1997.
[6] J.F. Swidzinski, M.A. Styblinski, G. Xu, “Statistical Behavioral Modeling of Integrated Circuits,” IEEE International Symposium on Circuits and Systems, pp. 98 - 101, May 1998.
[7] T. Fujita, K. Okada, H. Fujita, H. Onodera, K. Tamaru, “A Method For Linking Process-level Variability to System Performances,” IEEE/ACM Design Automation Conference, pp. 547-551, Jan. 2000.
[8] Xin Li, Jiayong Le, L.T. Pileggi, A. Strojwas, “Projection-based Performance Modeling for Inter/Intra-die Variations,” IEEE/ACM International Conference on Computer-Aided Design, pp. 721-727, Nov. 2005.
[9] Guo Yu, Peng Li, “Lookup Table Based Simulation and Statistical Modeling of Sigma-delta ADCs,” IEEE/ACM Design Automation Conference, pp. 1035-1040, Jul. 2006.
[10] 李孟蓉, “建立精準的鎖相迴路行為模型來快速分析製程漂移之影響,” 國立中央大學電機工程研究所碩士論文, Jul. 2006.
[11] H.E. Graeb, “Analog Design Centering and Sizing,” Springer, 2007.
[12] Xin Li, Jian Wang, Lawrence T. Pileggi, Tun-Shih Chen and Wanju Chiang, “Performance-Centering Optimization for System-Level Analog Design Exploration,” IEEE/ACM International Conference on Computer-Aided Design, pp 422 - 429, Nov. 2005.
[13] M. Hershenson, “Efficient description of the design space of analog circuits,” IEEE/ACM Design Automation Conference, pp. 970-973, 2003.
[14] S.S. Sapatnekar, P.M. Vaidya, S.M. Kang, ”Convexity-based Algorithms for Design Centering,” IEEE/ACM International Conference on Computer-Aided Design, pp. 206-209, 1993.
[15] Guido Stehr, Michael Pronath, Frank Schenkel, Helmut Graeb, Kurt Antreich, “Initial Sizing of Analog Integrated Circuits by Centering Within Topology-given Implicit Specifications,” IEEE/ACM International Conference on Computer-Aided Design, pp.241-246, 2003.
[16] B. Smedt and G. Gielen, “WATSON: design space boundary exploration and model generation for analog and RF IC design,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 2, pp. 213-224, Feb. 2003.
[17] G. Stehr, H. Graeb and K. Antreich, “Performance trade-off analysis of analog circuits by normal-boundary intersection,” IEEE/ACM Design Automation Conference, pp. 958-963, 2003.
[18] G. Stehr, H. Graeb and K. Antreich, “Analog performance space exploration by Fourier-Motzkin elimination with application to hierarchical sizing,” IEEE/ACM International Conference on Computer-Aided Design, pp.847-854, 2004.
[19] Xiao Xiang Ming, Robert Spence, “Speeding Design Centering by Reusing Simulated Data,” The IEEE International Symposium on Circuits and Systems, pp. 1790-1792, May. 1993.
[20] K. Antreich, J. Eckmueller, H. Graeb, M. Pronath, F. Schenkel, R. Schwencker, and S. Zizala. WiCkeD, “Analog circuit synthesis incorporating mismatch,” IEEE Custom Integrated Circuits Conference, pp. 511-514, 2000.
[21] F. Schenkel, M. Pronath, S. Zizala, R. Schwencker, H. Graeb and K. Antreich, “Mismatch analysis and direct yield optimization by spec-wise linearization and feasibilityguided search,” IEEE/ACM Design Automation Conference, pp. 858-863, 2001.
[22] K.J. Antreich, H.E. Graeb, C.U. Wieser, “Circuit analysis and optimization driven by worst-case distances,” IEEE Transactions Computer-Aided Design of Integrated Circuits and Systems, pp.57-71, Jan. 1994.
[23] Udo Sobe, Karl-Heinz Rooch, Andreas Ripp, Michael Pronath, “Robust Analog Design for Automotive Applications by Design Centering with Safe Operating Areas,” International Symposium on Quality Electronic Design, pp. 848-854, Mar. 2008.
[24] 王裕謙, “以行為模型建立鎖相迴路之非理想現象的研究,” 國立中央大學電機工程研究所碩士論文, Jun. 2004.
[25] 郭晉誠, “建立考慮電源雜訊之鎖相迴路行為模型,” 國立中央大學電機工程研究所碩士論文, Jun. 2005.
[26] R. Phelps, M. Krasnicki, R. Rutenbar, L. Carley and J. Hellums, “Anaconda: simulation-based synthesis of analog circuits via stochastic pattern search,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 6, pp. 703-717, Jun. 2000.
[27] G. Plas, G. Debyser, F. Leyn, K. Lampaert, J. Vandenbussche, G. Gielen, W. Sansen, P. Veselinovic and D. Leenaerts, “AMGIE ― a synthesis environment for CMOS analog integrated circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 9, pp. 1037-1058, Sep. 2001.
[28] X. Li, P. Gopalakrishnan, Y. Xu and L. Pileggi, “Robust analog/RF circuit design with projection-based posynomial modeling,” IEEE/ACM International Conference on Computer-Aided Design, pp. 855-862, 2004.
[29] http://www.neolinear.com
[30] 陳順宇, “多變量分析,” 華泰文化, 2005年四版.
[31] 蔣安國,蔣安仁,丁敬哲,鐘建平, “Construction the Reliability of Project Scheduling Using Simulation and Statistical Methods,” 第一屆管理與決策2005年學術研討會特刊 pp. 119-130, 2005.
[32] B.Razavi, ”Design of Analog CMOS Integrated Circuits,” McGraw-Hill Iternational on al edotion, 2001.
[33] Jun Zou, Daniel Mueller, Helmut Graeb, Ulf Schlichtmann “A CPPLL Hierarchical Optimization Methodology Considering Jitter, Power and Locking Time,” IEEE/ACM Design Automation Conference, pp. 19-24, 2006. |