參考文獻 |
[1] Burch, R.; Najm, F.; Yang, P.; Hocaver, D., “ Pattern independent current estimation for reliability analysis of CMOS circuits ” , IEEE/ACM conference on Design automation, pp. 294-299, 1988.
[2] Kriplani, H.; Najm, F. N.; Hajj, I. N., “ Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution ” , IEEE Transactions on Computer-Aided Design of Integrated Circuit and System, Vol. 14, pp. 998-1012, Aug. 1995.
[3] Nabavi-Lishi, A.; Rumin, N. C., “ Inverter models of CMOS gates for supply current and delay evaluation ” , IEEE Transactions on Computer-Aided Design of Integrated Circuit and System, Vol. 13, pp. 1271–1279, Oct. 1994
[4] Chatzigeorgiou, A.; Nikolaidis, S.; Tsoukalas, I., “A modeling technique for CMOS gates” , IEEE Transactions on Computer-Aided Design of Integrated Circuit and System, Vol. 18, pp. 557–575, May 1999.
[5] Acar, E.; Arunachalam, R.; Nassif, S.R., ” Predicting short circuit power from timing models ”, IEEE Asia South Pacific design automation Conference, pp. 277-282, 2003.
[6] Jyh Herng Wang; Jeng Ten Fan; Wu Shiung Feng, ” A novel current model for CMOS gates ” , Circuits and Systems, 1992. ISCAS '92. Proceedings., 1992 IEEE International Symposium, Vol. 5, pp. 2132-2135, May 1992.
[7] Boliolo, A.; Benini, L.; de Micheli, G.; Ricco, B., “ Gate-Level Power and Current Simulation of CMOS Integrated Circuits “, IEEE Transactions on Very Large Scale Integration Systems, Vol. 5, pp. 473-488, Dec.1997.
[8] Hamoui, A.A.; Rumin, N.C., ” An analytical model for current, delay, and power analysis of submicron CMOS logic circuits ”, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 47, pp. 999-1007, Oct. 2000.
[9] Zhao, S.; Roy, K.; Koh, C.-K., ” Estimation of inductive and resistive switching noise on power supply network in deep sub-micron CMOS circuits ”, Computer Design, Proceedings, International Conference, pp.65-72, Sept. 2000.
[10] Bodapati, S.; Najm, F.N., ” Frequency-domain supply current macro-model ”,
Proceedings of the 2001 international symposium on Low power electronics and design, pp.295 – 298, 2001.
[11] Bodapati, S.; Najm, F.N., ” High-level current macro-model for power-grid analysis ”, IEEE/ACM conference on Design automation, pp. 385-390,2002
[12] Bodapati, S.; Najm, F.N., ” High-Level current macro model for logic blocks ”,
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 25, pp.837 – 855, 2006.
[13] Bernacchia, G.; Papaefthymiou, M.C., ” Power macromodeling for high level power estimation”, IEEE/ACM conference on Design automation, pp.280-283, 1999.
[14] Barocci, M.; Benini, L.; Bogliolo, A.; Ricco, B.; De Micheli,G., ” Lookup table power macro-models for behavioral library components ”, IEEE Alessandro Volta Memorial Workshop Low-Power Design, pp.173-181, Mar. 1999.
[15] Rovatti, R.; Borgatti, M.; Guerrieri, R., “ A geometric approach to maximum-speed n-dimensional continuous linear interpolation in rectangular grids ”, IEEE Transactions on Computer-Aided Design of Integrated Circuit and System, Vol. 47, pp.894-899, Aug. 1998.
[16] Chinosi, M.; Zafalon, R.; Guardino, C., “ Automatic characterization and modeling of power consumption in static RAMs ”, Low Power Electronics and Design, 1998. Proceedings. 1998 International Symposium, pp.112-114, Aug. 1998.
[17] Coumeri, S.L.; Thomas, D.E., “ Memory modeling for system synthesis ”, IEEE Transactions on Very Large Scale Integration Systems, , Vol. 8, pp.327-334, June 2000.
[18] 薛文燦「適用以矽智產為基礎之系統晶片設計的高階功率模型研究」國立中央大學,博士論文,中華民國九十六年六月。
[19] 游智嘉,「通用LIB格式運用於尺寸可變的嵌入式記憶體功率模型」國立中央大學,碩士論文,中華民國九十五年七月。
[20] “TSMC 0.25μm Process SRAM-SP-HD Generator User Manual,” Release 5.0, Artisan Comp., Jan. 2002. |