應用於網路晶片上隨機存取記憶體測試及修復之基礎矽智產

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：11

、訪客IP：3.142.130.242

姓名

劉祥甯(Hsiang-Ning Liu) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

應用於網路晶片上隨機存取記憶體測試及修復之基礎矽智產
(Infrastructure IPs for Testing and Repairing RAMs in Network-on-Chips)

相關論文

★ 應用於三元內容定址記憶體之低功率設計與測試技術	★ 用於隨機存取記憶體的接線驗證演算法
★ 用於降低系統晶片內測試資料之基礎矽智產	★ 內容定址記憶體之鄰近區域樣型敏感瑕疵測試演算法
★ 內嵌式記憶體中位址及資料匯流排之串音瑕疵測試	★ 用於系統晶片中單埠與多埠記憶體之自我修復技術
★ 用於修復嵌入式記憶體之基礎矽智產	★ 自我修復記憶體之備份分析評估與驗證平台
★ 使用雙倍疊乘累加命中線之低功率三元內容定址記憶體設計	★ 可自我測試且具成本效益之記憶體式快速傅利葉轉換處理器設計
★ 低功率與可自我修復之三元內容定址記憶體設計	★ 多核心系統晶片之診斷方法
★ 應用於貪睡靜態記憶體之有效診斷與修復技術	★ 應用於內嵌式記憶體之高效率診斷性資料壓縮與可測性方案
★ 應用於隨機存取記憶體之有效良率及可靠度提升技術	★ 應用於特殊半導體記憶體之測試與可靠性設計技術

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

隨著製程的進步，越來越多的電晶體被整合至單一晶片內。晶片設計者趨向於使用有規律架構之傳輸網路來解決複雜晶片在效能、能量消耗以及可靠度等方面所遭遇的瓶頸。網路晶片是一種新的傳輸架構，目前被廣泛的運用於大尺度的晶片中。而記憶體也是最常被使用於複雜晶片中的組件。
在本篇論文中，我們提出了一種運用封包的自我測試電路以及自我修復電路，該電路可以針對網狀架構之網路晶片上的隨機存取記憶體進行測試以及修復動作。自我測試與自我修復電路可以重複利用網路晶片上的網路架構去傳輸測試圖騰，當自我測試與自我修復電路對大量記憶體進行測試及修復時，不會受到繞線問題的限制。因此，可以大幅度的降低自我測試以及自我修復電路的額外面積消耗。而我們所提出的自我測試和修復電路更能夠降低整體測試時間並且提高晶片的良率。由實驗數據可以看出，我們所提出運用封包的自我測試和自我修復電路用於測試十五個8Kx64-bit的記憶體時，其所需增加的面積分別為百分之零點九二和百分之一點三八。而且，自我修復電路可以有效地提高晶片良率。舉例來說：『可以將十五個8Kx64-bit記憶體組成的晶片良率由百分之八十提升至百分之九十四。』

摘要(英)

With the advent CMOS technology, more and more transistors can be integrated in a single chip. To cope with the bottleneck of performance, power, reliability, etc. of a complicated chip, the chip designer tends to design the chip using a regular architecture with on-chip communication network. Network-on-Chip (NoC) is one popular on-chip communication approach for large-scale chips. Also, memory core usually is the most used component in such complex chips.
This thesis proposes a packet-based built-in self-test (BIST) scheme and a packet-based built-in self-repair (BISR) scheme for testing and repairing random access memories (RAMs) in mesh-based NoCs. The BIST and BISR schemes reuse the NoC to transport test patterns such that the number of RAMs tested and repaired by the BIST and BISR circuits are not limited by the routing issue. Therefore, the area overhead of the BIST and BISR circuits can be drastically reduced. Moreover, the proposed BIST and BISR schemes can reduce the memory test time and increase the yield of the chip. Experimental results show that the area overhead of the packet-based BIST circuit and the packet-based BISR circuit is only about 0.92% and 1.38% for fifteen 8Kx64-bit RAMs, respectively. Also, the BISR scheme can efficiently boost the yield of the chip. For example, the yield of fifteen 8Kx64-bit RAMs can be boosted from 80% to 94%.

關鍵字(中)

★ 記憶體測試與修復
★ 網路晶片

關鍵字(英)

★ NoC
★ Memory BISR
★ Memory BIST

論文目次

Chapter 1 Introduction ............................................................................................................ 1
Chapter 2 Network-on-Chip Architectures ............................................................................. 4
2.1 On-Chip Networks .................................................................................................. 4
2.1.1 Indirect Networks ....................................................................................... 5
2.1.2 Direct Networks .......................................................................................... 6
2.2 Switching Mechanism of On-Chip Networks ........................................................ 8
2.2.1 Store-and-Forward Routing Scheme .......................................................... 9
2.2.2 Virtual Cut-Through Routing Scheme ........................................................ 9
2.2.3 Wormhole Routing Scheme ...................................................................... 10
2.3 Virtual Channel ..................................................................................................... 11
2.4 Router Structures .................................................................................................. 12
Chapter 3 A Packet-Based BIST Scheme for RAMs in NoCs .............................................. 18
3.1 Architecture of the BIST Scheme ......................................................................... 19
3.2 Test Flow of BIST Scheme ................................................................................... 26
3.3 Modify the Packet Format for Memory Testing ................................................... 27
3.4 Test Concept of BIST Scheme for NoC ............................................................... 30
3.5 Experimental Results of the BIST Circuit ............................................................ 32
Chapter 4 A Packet-Based BISR Scheme for RAMs in NoCs .............................................. 42
4.1 Architecture of the Proposed BISR Scheme......................................................... 43
4.2 Flow of BISR Scheme .......................................................................................... 53
4.3 Experimental Results of the BISR Circuit ............................................................ 55
4.4 Location of Spare Memory ................................................................................... 67
Chapter 5 Design Automation and Chip-Level Control ........................................................ 70
5.1 IIP Compiler ......................................................................................................... 70
5.2 IIP Circuit Compilation Flow ............................................................................... 71
5.3 1500 Wrapper of the BISR circuit ........................................................................ 72
5.4 Operation Flow of the 1500 Wrapper ................................................................... 74
Chapter 6 Conclusion and Future Work ................................................................................ 78
References ............................................................................................................................... 79

參考文獻

[1] B. Tobias and M. Shankar, "A survey of research and practices of network-on-chip," ACM Comput. Surv., vol. 38, p.1, 2006.
[2] W. J. Dally and B. Towles, “Route packets, not wires: on-chip interconnection networks,” in Proc. ACM Design Automation Conf., 2001, pp. 684-689.
[3] M. Millberg, E. Nilsson, R. Thid, and A. Jantsch, “Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip,” in Proc. Design, Automation and Test in Europe Conf. and Exhibition (DATE’04), 2004, pp. 890-895.
[4] M.-B. Taylor, J. Kim, and J. Miller, et. al., “The raw microprocessor: a computational fabric for software circuits and general-purpose programs,” IEEE Micro, vol. 22, issue 2, pp. 25-35, Mar-Apr. 2002.
[5] M.-K.-F. Sch‥afer, T. Hollstein, H. Zimmer, and M. Glesner, “Deadlock-free routing and component placement for irregular mesh-based network-on-chip,” in Proc. IEEE/ACM Int’l Conf. on CAD (ICCAD’05), 2005, pp. 238-245.
[6] F. Karim, A. Nguyen, and S. Dey, “An interconnect architecture for networking systems on chips,” IEEE Micro, vol. 22, issue 5, pp. 36-45, Sept-Oct. 2002.
[7] P. Guerrier and A. Greiner, “A generic architecture for on-chip packet-switched interconnection,” in Proc. Design, Automation and Test in Europe Conf. and Exhibition (DATE’00), 2000, pp. 250-256.
[8] I.-M. Panades, A. Greiner, and A. Sheibanyrad, “A low cost network-on-chip with guaranteed service well suited to the GALS approach,” in Proc. the 1st Int’l Conf. and Workshop on Nano-Network, 2006, pp. 1-5.
[9] T.-A. Bartic, J.-Y. Mignolet, V. Nollet, T. Marescaux, D. Verkest, S. Vernalde, and R. Lauwereins, “Topology adaptive network-on-chip design and implementation,” IEE Proc. Computers and Digital Techniques, vol. 152, no.4, pp. 467- 472, July 2005.
[10] L. Benini and D. Bertozzi, “Network-on-chip architectures and design methods,” IEE Proc. Computers and Digital Techniques, vol. 152, no.2, pp. 261-272, Mar. 2005.
[11] E. Rijpkema, K. Goossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage, and E. Waterlander, “Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip,” IEE Proc. Computers and Digital Techniques, vol. 150, no. 5, pp. 294-302, Sep. 2003.
[12] J. Bainbridge and S. Furber, “Chain: a delay-insensitive chip area interconnect,” IEEE Micro, vol. 22, issue 5, pp. 16-23, Sept-Oct. 2002.
[13] M. Amde, T. Felicijan, A. Efthymiou, D. Edwards, and L. Lavagno, “Asynchronous on-chip networks,” IEE Proc. Computers and Digital Techniques, vol. 152, no. 2, pp. 273- 283, Mar. 2005.
[14] T. Bjerregaard and J. Sparsø, “Implementation of guaranteed services in the MANGO clockless network-on-chip,” IEE Proc. Computers and Digital Techniques, vol. 153, no.4, pp. 217-229, July 2006.
[15] V. Schober, S. Paul, and O. Picot, “Memory built-in self-repair using redundant words,” in Proc. Int. Test Conf. (ITC), 2001, pp. 995–1001.
[16] I. Kim, Y. Zorian, G. Komoriya, H. Pham, F.-P. Higgins, and J.-L. Lweandowski, “Built in self repair for embedded high density SRAM,” in Proc. Int. Test Conf. (ITC), 1998, pp. 1112–1119.
[17] H.-C. Kim, D.-S. Yi, J.-Y. Park, and C.-H. Cho, “A BISR (built-in self-repair) circuit for embedded memory with multiple redundancies”, in Proc. International Conference on VLSI and CAD, Oct. 1999, pp. 602 – 605.
[18] J. Ohtani, T. Ooishi, T. Kawagoe, M. Niiro, M. Maruta, and H. Hidaka, “A shared built-in self-repair analysis for multiple embedded memories”, in Proc. IEEE Conference on Custom Integrated Circuits, May 2001, pp. 187 – 190.
[19] D.-K. Bhavsar, “An algorithm for row-column self-repair of RAMs and its implementation in the Alpha 21264”, in Proc. IEEE Int. Test Conf. (ITC), Sept. 1999, pp. 311 – 318.
[20] Y. Nagura, M. Mullins, A. Sauvageau, Y. Fujiwara, K. Furue, R. Ohmura, T. Komoike, T. Okitaka, T. Tanizaki, K. Dosaka, K. Arimito, Y. Koda, and T. Tada, “Test cost reduction by at-speed BISR for embedded DRAMs,” in Proc. Int. Test Conf. (ITC), 2001, pp. 182–187.
[21] S. Nakahara, K. Higeta, M. Kohno, T. Kawamura, and K. Kakitani, “Built-in self-test for GHz embedded SRAMs using flexible pattern generator and new repair algorithm,” in Proc. Int. Test Conf. (ITC), 1999, pp. 301–310.
[22] J.-F. Li, J.-C. Yeh, R.-F. Huang, C.-W. Wu, P.-Y. Tsai, A. Hsu, and E. Chow, “A built-in self-repair scheme for semiconductor memories with 2-D redundancies, ” in Proc. IEEE Int. Test Conf. (ITC), (Charlotte), Sept. 2003, pp. 393-402.
[23] S. K. Lu, C.-L. Yang, and H.-W. Lin “Efficient BISR techniques for word-oriented embedded memories with hierarchical redundancy,”in Proc. IEEE/ACIS Int’l Conf. on Computer and Information Science, July 2006, pp. 355–360
[24] T. Kawagoe, J. Ohtani, M. Niiro, T. Ooishi, M. Hamada, and H. Hidaka, “A built-in self-repair analyzer (CRESTA) for embedded DRAMs,” in Proc. Int. Test Conf. (ITC), 2000, pp. 567–574.
[25] D. Xiaogang, S.-M. Reddy, W.-T. Cheng, J. Rayhawk, and N. Mukherjee, “At-speed built-in self-repair analyzer for embedded word-oriented memories,” in Proc. Int. Conf. on VLSI Design, 2004, pp. 895–900.
[26] M. Nicolaidis, N. Achouri, and S. Boutobza, “Optimal reconfiguration functions for column or data-bit built-in self-repair,” in Proc. Design, Automation and Test in Europe Conf. and Exhibition (DATE’03), 2003, pp. 590–595.
[27] M. Nicolaidis, N. Achouri, and S. Boutobza, “Dynamic data-bit memory built-in self-repair,” in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des. (ICCAD), 2003, pp. 588–594.
[28] C.-L. Su, Y.-T. Yeh, and C.-W. Wu, “An integrated ECC and redundancy repair scheme for memory reliability enhancement,” in Proc. IEEE Int. Symp. Defect Fault Tolerance VLSI Syst. (DFT), 2005, pp. 81–89.
[29] A. Benso, S. Chiusano, G. D. Natale, and P. Prinetto, “An on-line BIST RAM architecture with self-repair capabilities,” IEEE Trans. Reliability, vol. 51, no. 1, pp. 123–128, Mar. 2002.
[30] Y. Zorian and S. Shoukourian, "Embedded-memory test and repair: infrastructure IP for SoC yield," IEEE, Design & Test of Computers, vol. 20, pp. 58-66, 2003.
[31] C.-D. Huang, J.-F. Li, and T.-W. Tseng, "ProTaR: an infrastructure IP for repairing RAMs in system-on-chips," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 15, pp. 1135-1143, 2007.
[32] C.-L. Su, R.-F. Huang, and C.-W. Wu, “A processor-based built-in self-repair design for embedded memories”, in Proc. Asian Test Symposium (ATS), Nov. 2003, pp. 366 – 371.
[33] S.-Y. Kuo and W.-K. Fuchs, “Efficient spare allocation in reconfigurable arrays,” IEEE Design Test Comput., vol. 4, no. 1, pp. 24–31, Feb. 1987.
[34] L.-M. Ni and P.-K. McKinley, “A survey of wormhole routing techniques in direct networks,” Computer, vol. 26, pp. 62-76, 1993.
[35] K.-M. Al-Tawil, M. Abd-El-Barr, and F. Ashraf, “A survey and comparison of wormhole routing techniques in a mesh networks,” IEEE Network , vol. 11, pp. 38-45, 1997.
[36] J.-D. William, “Virtual-channel flow control,” SIGARCH Comput. Archit. News, vol. 18, pp. 60-68, 1990.
[37] L.-R. Goke and G.-J. Lipovski, “Banyan networks for partitioning multiprocessing systems,” in Proc. International symposium on Computer Architecture, 1973, pp. 21-28.
[38] D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J.-F. Brown III, A. Agarwal, "On-chip interconnection architecture of the tile processor," IEEE Micro, vol. 27, no. 5, pp. 15-31, Sept/Oct, 2007.
[39] F. DaSilva, Y. Zorian, L. Whetsel, K. Arabi, R. Kapur, “Overview of the ieee Pl500 standard,” in Pvoc. Int’l Test Conf, 2003, pp. 988-997.
[40] K.-L. Cheng, C.-M. Hsueh, J.-R. Huang, J.-C. Yeh, C.-T. Huang, and C.-W. Wu, "Automatic generation of memory built-in self-test cores for system-on-chip," in Proc. IEEE Asian Test Symposium (ATS), Nov., 2001, pp. 91-96.
[41] M. Lobetti Bodoni, A. Benso, S. Chiusano, S. D. Carlo, G. D. Natale, and P. Prinetto, "An effective distributed BIST architecture for RAMs," in Proc. IEEE European Test Workshop (ETW), May, 2000, pp. 119-124.
[42] B. H. Fang and N. Nicolici, "Power-constrained embedded memory BIST architecture," in Proc. IEEE Int'l Symp. On Defect and Fault Tolerance in VLSI Systems (DFT), Nov., 2003, pp. 451-458.
[43] R. C. Aitken, "A modular wrapper enabling high speed BIST and repair for small wide memories," in Proc. Int. Test Conf. (ITC), Oct., 2004, pp. 997-1005.
[44] L.-M. Denq and C.-W. Wu, "A hybrid BIST scheme for multiple heterogeneous embedded memories," in Proc. IEEE Asian Test Symposium (ATS), Oct., 2007, pp. 349-354.
[45] C.-T. Huang, C.-F. Wu, J.-F. Li, and C.-W. Wu, “Built-in redundancy analysis for memory yield improvement, ” IEEE Trans. Reliability, vol. 52, no. 4, pp. 386-399, Dec. 2003.
[46] C. Kim, D. Burger, and S.-W. Keckler. “An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. ” In Proc. ASPLOS X, Oct. 2002, pages 211–222.

指導教授

李進福(Jin-Fu Li)

審核日期

2008-7-24

推文