應用在SATA-III上6Gbps展頻時脈產生器

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：22

、訪客IP：3.129.63.186

姓名

張誌顯(Chih-Hsien Chang) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

應用在SATA-III上6Gbps展頻時脈產生器
(A 6Gbps SATA-III Spread Spectrum Clock Generator)

相關論文

★ 一種應用於觸控液晶顯示器的新型嵌入式開關	★ 多重相位之延遲鎖定迴路倍頻器設計與分析
★ 2.5Gbps串列收發器設計	★ 具低抖動與可適應式頻寬之自我偏壓鎖相迴路設計
★ 應用於串列傳輸之2.5GB/s CMOS 超取樣資料回復電路	★ 全數位任意責任週期之同步映射延遲電路
★ 全數位式互補金屬氧化半導自我取樣延遲線電路用於時脈抖動量測	★ 500MHz,30個相位輸出之鎖相迴路應用於三倍超取樣時脈回復系統
★ 設計於90奈米製程輸出頻率為100MHz-1GHz之具可適應性頻寬鎖相迴路	★ 高解析度可變動責任週期之同步複製延遲電路
★ 奈米CMOS晶片內序列傳輸之接收器	★ 奈米CMOS晶片內序列傳輸之送器
★ 基於鎖相迴路之多重相位脈波產生器	★ 低能量時脈儲存元件之分析、設計與量測
★ 具有預先增強器之Gbps串列連結傳送器及全數位超取樣資料回復器	★ 應用於10Gbps晶片系統傳輸鏈之低抖動自我校準鎖相迴路設計

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

近年來電腦串列資料傳輸介面(Serial-ATA)其速度已高達到數每秒數億個位元。在時脈頻率的提高其因為電子充放電所造成的電磁干擾效應(EMI)越來越嚴重，其電磁干擾將會是介面傳輸系統中最主要雜訊的來源，因此時脈產生器在Serial-ATA系統中扮演越來越重要的角色。為了降低電磁干擾效應會有一些技術已被提出：如屏蔽技術是依重非常傳統並有效的技術，但利用此技術將會增加重量與面積不適用在可攜式產品中；而另一種技術是利用時脈展頻的技術，經由頻率調變將中心頻率向下展開5000ppm的量，而此技術可有效壓抑電磁干擾效應並較屏蔽效應可程式化，且在有限的增加晶片面積。最後本論文提出一新式的展頻時脈產生器電路，並透過晶片量測來驗證電路可行性。
本論文利用相位內插器與多模數頻率除頻器提出一個新式的非整數頻率除頻器，最後利用依基本的鎖相迴路與新式的非整數除頻器來完成一個可以應用在Serial-ATA III上之6 Gbps展頻時脈產生器。展頻時脈產生器利用聯電 0.09μm標準CMOS製程圞成中心操作頻率為6 Gbps並向下展開5000 ppm且利用一個頻率31.3 KHz三角波來調變頻率。在6 GHz未展頻的情況下峰對峰抖動(peak-to-peak Jitter)為8.17 ps，具有5.97~6.0 GHz展頻的情況下峰對峰抖動(peak-to-peak Jitter)為9.05 ps，在展頻的電磁干擾的壓抑約為18.83 dB。在1.0 V電壓操作下功率消耗為27.69 mW，整體晶片面積為0.85×0.85mm2。

摘要(英)

A Serial AT Attachment (SATA) has been a popular communication in today’s computer system. As SATA transmission rate is up to multi-gigabits per second. The clock generator is becoming an important component in high speed communication system. As the clock frequency becomes faster, the electromagnetic interference (EMI) induced by the clock generator will effect the other equipments. It will be the major noise source in SATA system which becomes an important design issue. Reducing EMI has several methods. Shield cables and coaxial wires are conventional to reduce EMI method, but there is generally costly and bulky. The popular to reduce EMI method at present is spread spectrum clock generator (SSCG), based on a frequency modulation, that altering the center frequency. SSCG can reduce EMI to the goal of low-cost and flexibility.
A 6 Gbps Spread Spectrum Clock Generator (SSCG) for Serial-ATA III is realized in this thesis by a new fractional-N phase-locked loop. The fractional-N division is implemented by a dual-modulus divide and a phase interpolator (PI). The SSCG achieves an output clock of 6 Gbps and 5000ppm down spread with a 31.3 KHz triangular waveform and been designed based on UMC 0.09μm 1p9m CMOS process. The peak-to-peak jitter of non spread-spectrum clock is 8.17ps, and the peak-to-peak jitter of spread-spectrum clock is 9.05ps. The EMI reduction is 18.83dB with normal frequency spread modulation from 6GHz to 5.97GHz. The chip area is 890μm × 890μm. The power is 27.69 mW under 1.0-V supply voltage.

關鍵字(中)

★ 非整數頻率除頻器
★ 展頻時脈產生器

關鍵字(英)

★ Fractional-N PLL
★ SATA
★ Spread Spectrum Clock Generator

論文目次

摘要 I
Abstracts II
致謝 III
目錄 IV
圖目錄 VI
表目錄 IX
第 1 章緒論 1
1.1. 背景簡介 1
1.2. 研究動機 2
1.3. 論文架構 2
第 2 章展頻時脈產生器概論 3
2.1. 電磁干擾的來源與解決方法 3
2.1.1. 屏蔽技術(Shielding) 3
2.1.2. 差動時脈技術(Different clocking) 4
2.1.3. 低壓差動訊號訊號技術(Low voltage differential signal) 4
2.1.4. 脈波重整濾波器技術(Pulse shaping filter) 5
2.1.5. 回轉率控制技術(Slew rate control) 5
2.1.6. 晃動輸出技術(Stagger output) 6
2.1.7. 展頻時脈產生器技術(Spread spectrum clock generator) 6
2.2. 展頻時脈技術的理論 7
2.3. 展頻時脈產生器的分類 18
第 3 章非整數頻率除頻器 20
3.1. 平均的非整數除頻器 21
3.1.1. 三角積分補償技術 23
3.1.2. 挹注電流補償技術 26
3.1.3. 相位補償技術 27
3.2. 真實的非整數除頻器 28
第 4 章展頻時脈產生器電路設計與模擬結果 31
4.1. 簡介 31
4.2. 電路架構 32
4.3. 展頻時脈電路設計與模擬 39
4.3.1. LC-Tank壓控震盪器(LC-Tank VCO) 39
4.3.2. 電流模式邏輯緩衝器(CML Buffer) 43
4.3.3. 多模數頻率除頻器(Multi-Mode Divider, MMD) 46
4.3.4. 相位攪拌器(Phase Blender) 49
4.3.5. 相位內插器(Phase Interpolator) 51
4.3.6. 相位頻率偵測器(Phase Frequency Detector) 57
4.3.7. 充電泵(Charge Pump) 58
4.3.8. 迴路低通濾波器(Loop Low Pass Filter) 59
4.3.9. 系統模擬 63
第 5 章展頻時脈產生器佈局與量測 67
5.1. 展頻時脈產生器之電路佈局 67
5.2. 展頻時脈產生器之量測設置 69
5.3. 展頻時脈產生器之量測結果 70
第 6 章結論 76
第 7 章參考文獻 77

參考文獻

[1] Serial Workgroup, “Serial SATA II︰Electrical Specification, Revision 1.0,” May, 2004
[2] S. Bolger and S. O. Darwish “Use spread-spectrum techniques to reduce EMI,” May 1998
[3] T. Sudo, H. Sasaki, N. Masuda, and J. L. Drewniak “Electromagnetic Interference (EMI) of System-on-Package (SOP),” IEEE Trans. On Advanced Packaging, Vol. 27, no. 2, pp. 304-314, May 2004
[4] I.-H. Hua“The Design and Implementation of 66/133/266MHz Spread Spectrum Clock Generators,” NTU MS. Thesis, 2002
[5] A. Shoval, W. Martin, and D. A. Johns “A 100 Mb/s BiCMOS Adaptive Pulse-Shaping Filter,” IEEE J. on Selected Areas in Communication, Vol. 13, pp. 1692-1702, Dec. 1995
[6] H.-S. Li, Y.-C. Cheng, and D. Puar “Dual-Loop Spread-Spectrum Clock Generator,” IEEE Inter. Solid-State Circuits Conference ISSCC, pp. 184-185, Feb. 1999
[7] F. Lin and D. Y. Chen “Reduction of Power Supply EMI Emission by Switching Frequency Modulation,” in The VPEC Tenth Annual Power Electronics Seminar, Virginia Power Electronics Center, Blacksburg, Virginia, Sep. 20-22, 1992
[8] L. W. Couch II “Digital and analog communication systems,” Macmillan, 1987
[9] W.-D. Cheng “A Spread Spectrum Clock Generator for Serial-ATA,” NCTU MS. Thesis, 2005
[10] K. B. Hardin, J. T. Fessler, and D. R. Bush “Spread Spectrum Clock Generation for the Reduction of Radiated Emissions,” IEEE Inter. Sym. On Electromagnetic Compatibility, pp. 227-231, Aug. 1994
[11] K. B. Hardin, J. T. Fessler, and D. R. Bush “A Study of the Interference Potential of Spread Spectrum Clock Generation Techniques,” IEEE Inter. Sym. On Electromagnetic Compatibility, pp. 624-629, Aug. 1995
[12] K.-H. Cheng, C.-L. Hung, C.-H. Chang, Y.-L. Lo, W.-B. Yang, and J.-W. Miaw “A Spread-Spectrum Clock Generator Using Fractional-N PLL Controlled Delta-Sigma Modulator for Serial-ATA III,” IEEE Design and Diagnostics of Electronic Circuits and Systems DDECS, pp. 1-4, Apr. 2008
[13] H.-H. Chang, I.-H. Hua, and S.-I. Liu “A Spread-Spectrum Clock Generator with Triangular Modulation,” IEEE Jour. Solid-State Circuits, vol.30, no. 4, Apr. 2003
[14] H.-S. Li, Y.-C Cheng, and D. Puar “Dual-Loop Spread-Spectrum Clock Generator,” IEEE Inter. Solid-State Circuit Conference, pp. 184-186, 1999
[15] J. Kim and P. Jun “Dithered Time Spread Spectrum Clock Generation for Reduction of Electromagnetic Radiated Emission From High-Speed Digital System,” IEEE Inter. Symposium on Electro-magnetic Compatibility, Aug. 2002
[16] Masaru et al. “Spread-spectrum clock generator for serial ATA using fractional PLL controlled by Δ∑ modulator with level shifter,” IEEE Inter. Solid-State Circuit Conference, vol. 1, 2005
[17] S.-I. Liu and C.-Y. Yang “A Phase Locking Loop,” Tsang Hai,2006
[18] C.-Y. Yang, J.-W. Chen, and M.-T. Tsai “A High-Frequency Phase-Compensation Fraction-N Frequency Synthesizer,” IEEE Inter. Symposium on Circuits and Systems, vol. 5, pp. 5091-5094, May 2005
[19] C.-H. Park, O. Kim, and B. Kim “A 1.8-GHz self-calibrated phase-locked loop with precise I/Q matching,” IEEE Jour. Solid-State Circuits, vol. 36, pp. 777-783, May 2001
[20] B. A. Floyd “Sub-Integer Frequency Synthesis Using Phase-Rotating Frequency Dividers,” IEEE Tran. On Circuits and Systems I, vol. pp, pp.1-10, 2003
[21] T.-H. Lin and Y.-J. Lai, “An Agile VCO Frequency Calibration Technique for a 10-GHz CMOS PLL” IEEE J. Solid-State Circuits, vol.42, no.2, Feb. 2007
[22] M. M. Green and U. Singh “Design Of CMOS CML Circuits For High-Speed Broadband Communications,” IEEE Int. Symposium on Circuits and Systems, pp. 204-208, Feb. 2003
[23] P. Heydari and R. Mohanavelu “Design of Ultrahigh-Speed Low-Voltage CMOS CML Buffers and Latches,” IEEE Tran. on VLSI, vol. 12, NO. 10, pp. 1081-1093, Feb. 2004
[24] B. Razavi “Design of Analog CMOS Integrated Circuits,” McGRAW-HILL International Edition 2001
[25] B. W. Garlepp, K. S. Donnelly, J. Kim, P. S. Chau, J. L. Zerbe, C. Huang, C. V. Tran, C. L. Portmann, D. Stark, Y.-F. Chan, T. H. Lee, and M. A. Horowitz “A Portable Digital DLL for High-Speed CMOS Interface Circuits,” IEEE J. Solid-State Circuits, Vol. 34, no. 5, pp. 632-644, May 1999
[26] J. G. Maneatis “Low-jitter process-independent DLL and PLL based on self-biased techniques,” IEEE J. Solid-State Circuits, Vol. 31, pp. 1723-1732, Nov. 1996
[27] S. Kim, K. Lee, Y. Moon, D.-K. Jeong, Y. Choi, and H. K. Lim “A 960Mbps/pin Interface for Skew-Tolerant Bus Using Low Jitter PLL,” IEEE J. Solid-State Circuits, Vol. 32, no. 5, May 1997
[28] H. R. Lee, O. Kim, G. Ahn, and D. K. Jeong, “A Low jitter 5000 ppm spread spectrum clock generator for multi-channel SATA transceiver in 0.18um CMOS,” IEEE Int. Solid-State Circuit Conf., pp. 160-161, Feb. 2005
[29] J. Shin, I. Seo, J.Y. Kim, S.-H. Yang, C. Kim, J. Pak, H. Kim, M. Kwak, and G. Hong “A Low-Jitter Added SSCG with Seamless Phase Selection and Fast AFC for 3rd Generation Serial-ATA” IEEE Custom Intergrated Circuits Conference, pp. 409-412, Sep. 2006
[30] P.-Y. Wang and S.-P. Chen “Spread Spectrum Clock Generator,” IEEE Asian Solid-State Circuits Conference, pp. 304-307, Nov. 2007
[31] T. Kawamoto, T. Takahashi, J. Inada, and T. Noto “Low-jitter and Large-EMI-reduction Spread-spectrum Clock Generator with Auto-calibration for Serial-ATA Applications,” IEEE Custom Intergrated Circuits Conference, pp. 345-348, Sep. 2007
[32] D.-S. Shen and S.-I. Liu “A Low-Jitter Spread Spectrum Clock Generator Using FDMP,” IEEE Tran. on Circuits And Systems II, vol. 54, no. 11, pp.979-983 Nov. 2007
[33] C.-Y. Yang, C.-H. Chang, and W.-G. Wong “A3.2-GHHz Down-Spread Spectrum Clock Generator Using a Nested Fractional Topology,” IEICE Trans. Fundamentals, vol. E91-A, no. 2,pp. 497-503, Feb. 2008
[34] S.-F. Ho and H.-Y. Hung “A Wideband Programmable Spread-Spectrum Clock Generator,” IEEE Asian Solid-State Circuits Conference, pp. 521-524, Nov. 2005

指導教授

鄭國興(Kuo-Hsing Cheng)

審核日期

2008-11-14

推文