參考文獻 |
中文參考文獻:
[李洪偉等 2006] 李洪偉,袁斯華,基於Quartus II的FPGA/ CPLD設計,電子工業出版社,北京, 2006。
[黃威智 2006] 黃威智,在可程式化系統晶片中實現網路入侵偵測系統之高效能封包分類與比對電路,國立臺灣師範大學碩士論文, 2006。
[鄭信源 2007] 鄭信源,Verilog硬體描述語言數位電路-設計實務,儒林出版社,台灣,2007。
英文參考文獻:
[BEG 1992] Ricardo A. Baeza-yates, Blanco Encalada, and Gaston H. Gonnet, “A new approach to text searching.Commun,” Proceedings of the 12th annual international ACMSIGIR conference on Research and development in information retrieval, Vol.23, 1992.
[CC 2003] SchimmelR. Clark and David E.Christopher, “Efficient Reconfigurable Logic Circuits for Matching Complex Network Intrusion Detection Patterns,” Field-programmable Logic and Applications, Vol.2778, P.956-P.959, 2003.
[CS 2004] Clark C. R. and Schimmel D.E., “Scalable pattern matching for high speed networks,” Proceedings of the 12th Annual IEEE Symposium on Field- Programmable Custom Computing Machines, P.249-P.258, 2004.
[DPP 2005] Vassilis Dimopoulos, Giorgos Papadopoulos, and Dionisios Pnevmatikatos, “On the Importance of Header Classification in HW/SW Network Intrusion Detection System,” Springer-Verlag Berlin Heidelberg, Vol.3746, P.661-671, 2005.
[Golson 2006] Steve Golson, “One-hot state machine design for FPGAs,” Proceedings of the 3rd PLD Design Conference, 1993.
[HFC 2002] B. L. Hutcchings, R. Franklin, and D. Carver, “Assisting network intrusion detection with reconfigurable hardware,” Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, P.111-P.120, 2002.
[JP 2009] Weriong Jiang and Viktor K. Prasanna, “Large-Scale Wire-Speed Packet Classification on FPGAs,” Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays, P.219-P.228, 2009.
[KMTY 2004] Toshihiro Katashita, Atusi Madeda, Kenji Toda, and Yoshinori Yamaguchi, “Highly Efficient String Matching Circuit for IDS with FPGA,” Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, P.285-P.286, 2004.
[Kilt 2007] KiltsSteve, “Advanced FPGA Design - Architecture, Implementation, and Optimization,” WILEY, 2007.
[KT 2003] Christopher Kruegel and Tomas Toth, “Using Decision Trees to Improve Signature-Based Intrusion Detection,” Proceedings of the 6th International Workshop on the Recent Advances in Intrusion Detection, Vol.2820, P.173-P.191, 2003.
[KYMT 2007]Toshihiro Katashita, Yoshinori Yamaguchi, Atusi Madeda, and Kenji Toda, “FPGA-Based Intrusion Detection System for 10 Gigabit Ethernet,” The Institute of Electronics, Information and Communication Engineers Vol. E90-D, No.12 , 2007.
[NMCZ 2007] Ramanathan NarayananHonbo, Gokhan Memik, Alok Choudhary, Joseph ZambrenoDaniel, “An FPGA implementation of decision tree classification National Science Foundation,” Design, Automation & Test in Europe Conference & Exhibition, 2007.
[Quinlan 1986] J.R. Quinlan, “Induction of Decision Trees,” Maachine Learing, Vol.1, P.81-106, 1986.
[RL 2004] T. Ramirez, C. D. Lo, “Rule Set Decomposition for Hardware Network
Intrusion Detection,” International Computer Symposium, Taipei, Taiwan, 2004.
[SC 2004] J. SingarajuBu and J. A. ChandyL, “A signature match processor architecture for network intrusion detection,” Proceedings of the IEEE Symposium on Field Programmable Custom Computing Machines, 2004.
[SL 2003] Haoyu Song and John W. Lockwood, “Efficient packet classification for network intrusion detection using FPGA,” Proceedings of the 2005 ACM/SIGDA 13th International Symposium on Field-programmable Gate Arrays, P.235-P.242, 2003.
[SP 2001] Reetinder Sidhu and Viktor K. Prasanna, “Fast regular expression matching using FPGAs,” Proceedings of the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, P.227-P.238, 2001.
[TLSP 2003] D. TaylorTurner, J. Lockwood, T. Sproull, and D. ParlourJ, “Scalable IP Lookup for Internet Routers,” IEEE Journal on Selected Areas in Communications, Vol.21, 2003.
[Taylor 2004] David E. Taylor, “Survey and Taxonomy of Packet Classification Techniques,” ACM Computing Surveys, Vol.37, P.238-P.275, 2004.
[WPG 2007] Nicholas Weaver, Vern Paxson, Jose M Gonzalez, “The Shunt: An FPGA-Based Accelerator for Netwrok Intrusion Prevention,” International Symposium on Field Programmable Gate Arrays, P.199-P.206, 2007.
[WMC 2006] Greg Watson, Nick McKeown and Martin Casado, “NetFPGA: A Tool for Network Research and Education,” In 2nd workshop on Architectural Research using FPGA Platforms, 2006
相關網站:
[TWNI] TWNIC-台灣網路資訊中心網路使用調查, 2009.
[網際星空] 網際星空- Quartus教學, http://home.educities.edu.tw/oldfriend/, 2009年6月擷取.
[蘇建中 2003] 蘇建中, Snort Tracing and Implementation程式追踨與模組實作指引, 網路電子文件, http://ismp.csie.ncku.edu.tw/~succ/handmade/docs/linux/snort_trace.pdf , 2009年6月擷取.
[ALTE] Altert, http://www.altera.com/.
[MODE] ModelSim, http://www.model.com/.
[QHV 2009] Quartus II Handbook Version 9.0, Altera, access at June, 2009。
[SGIS] Symantec Global Internet Security Threat Report, http://www.symantec.com/business/theme.jsp?themeid=threatreport, access at June, 2009.
[SNOR] SNORT, http://www.winsnort.com/.
[SDFD 2007] Stratix II Device Family Data Sheet, Altera, access at June, 2009.
[TIA] The ID3 Algorithm, http://www.cise.ufl.edu/~ddd/cap6635/Fall-97/Short-papers/2.htm, , access at June, 2009.
|