十七學年度碩士班研究生入學記

資訊工程研究所 不分組 科目: 計算機結構 共 2 頁 第 / 頁 所別:

簡答題:(每題5分,共25分)

1.

- Control of the Contro Explain the Booth's Algorithm for integer multiplication, and a supplication of the su a.
- What is the concept of RISC? b.
- List at least three kinds of pipeline hazards. C.
- What is superscalar processor? d.
- Show the IEEE 754 binary representation of the number -0.75 in single precision (32) e. bits) and double precision (64 bits). Removed a migrate of employing
- (5%) (a) What is the Amdahl's Law? According to this law, what can parameters x, y, 2. and z be in the following formula: The property of the property of the pro-

$$speedup = \frac{1}{x_1 + x_2} \frac{1}{x_1 + x_2} \frac{1}{x_2 + x_3} \frac{1}{x_1 + x_2} \frac{1}{x_1 + x_2} \frac{1}{x_2 + x_3} \frac{1}{x_1 + x_2} \frac{1}{x_2 + x_3} \frac{1}{x_1 + x_2} \frac{1}{x_1 + x_2} \frac{1}{x_2 + x_3} \frac{1}{x_1 + x_2} \frac{$$

- (5%) (b) Given a problem in which at most 20% portion can be parallelized, what is the maximal speedup you can obtain according to the Amdahl's Law?
- (5%) (a) What is loop unrolling?
 - (10%) (b) We assume a RISC processor with pipelining. Given a high-level program:

for (i=n; i > 0; i--)
$$x_i$$
 is a constant x_i and x_i is x_i and x_i

The transpolar spice of the graph of a gap.

suppose the program is translated into an assembly code as follows:

// Initially, register R1 points to A[n].

loop:	LOAD	R2, 0(R1)	//load A[i] to R2
	ADD	R2, R2, #999	//add immediate 999 to R2
	STORE	0(R1), R2	//store the result
	SUB	R1, R1, #1	//decrement R1
	BNEZ	R1, loop	//branch if R1 is not zero

To execute the program in a pipelined manner, suppose one stall must be inserted (i) between LOAD and ADD, (ii) between ADD and STORE, (iii) SUB and BNEZ. Except these, no other stalls are needed. How do you apply the loop unrolling technique to reduce the stalls? (Note: the more efficient you program is, the more credits you may get. Assume that there are 16 generalpurpose registers.)....

國立中央大學八十七學年度碩士班研究生入學試題卷中於 所別: 資訊工程研究所 不分組 科目: 計算機結構 共 2 頁 第 2 頁

(5%) (a) What is branch prediction in CUP design?		
(5%) (b) Design a 1-bit branch predictor (guess taken or untaken based on the behavior)		
of the previous branch).		
(5%) (c) Design a 2-bit branch predictor (guess taken or untaken based on the behavior		
of the previous two branches).		
(5%) (d) What are the advantages and disadvantages of the 2-bit predictor over the 1-bit.		
predictor. Explain your answer.		
(10%) A sequential network has one input and one output. If the input sequence is 0101		
or 0110, then an output of two successive 1's will occur. The network should		
reset when the second output 1 occurs. For example:		
input sequence = 010011101010101101		
output sequence= 00000000011000011		
Derive a Mealy state table and diagram for this network.		
(10%) Develop a 4-bit cyclic shift register using 4 S-R flip-flops. The cyclic shift		
register should be driven by a clock.		
(10%) A CPU has a cache of size 8 Kbytes. Each block is 32 bytes. The cache data is		
byte-addressable (i.e., each byte in a block can be specified and addressed). Show		
the cache design when		
(a) a direct mapped strategy is used.		
(b) a 2-way set associative is used		

July over a Chattern Mas. I w