奈米尺度多孔矽製作絕緣層矽晶材料之研究

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：31

、訪客IP：13.58.38.184

姓名

周欣麟(Xin-Lin Zhou) 查詢紙本館藏

畢業系所

機械工程學系

論文名稱

奈米尺度多孔矽製作絕緣層矽晶材料之研究
(Study in nano-scale porous silicon fabrication for silicon-on-insulator materials)

相關論文

★ 塑膠機殼內部表面處理對電磁波干擾防護研究	★ 研磨頭氣壓分配在化學機械研磨晶圓膜厚移除製程上之影響
★ 利用光導效應改善非接觸式電容位移感測器測厚儀之研究	★ 石墨材料時變劣化微結構分析
★ 半導體黃光製程中六甲基二矽氮烷之數量對顯影後圖型之影響	★ 可程式控制器機構設計之流程研究
★ 伺服沖床運動曲線與金屬板材成型關聯性分析	★ 鋁合金7003與630不銹鋼異質金屬雷射銲接研究
★ 應用銲針尺寸與線徑之推算進行銲線製程第二銲點參數優化與統一之研究	★ 複合式類神經網路預測貨櫃船主機油耗
★ 熱力微照射製作絕緣層矽晶材料之研究	★ 微波活化對被植入於矽中之氫離子之研究
★ 矽/石英晶圓鍵合之研究	★ 奈米尺度薄膜轉移技術
★ 光能切離矽薄膜之研究	★ 氮矽基鍵合之研究

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

至系統瀏覽論文 ( 永不開放)

摘要(中)

在這半導體製程越來越進步的時代，為了遵循摩爾定律（Moore’s Law），絕緣層矽晶（Silicon on insulator, SOI）材料結構成為半導體製程進入奈米尺度所面臨的漏電流效應難題最佳解決材料。目前常見製作絕緣層矽晶材料的方法為Smart-Cut®製程，利用高劑量氫離子佈植於矽晶圓內，再經晶圓鍵合製程與高溫退火處理，使氫離子聚集產生剝離以達到薄膜轉移之目的。
本論文研究之目地為使用電化學蝕刻方式製作一深埋多孔矽層，在特定蝕刻參數下，以電化學蝕刻重掺雜之P型矽晶圓，產生溶解反應生成多孔層，此多孔層會產生裂縫區，並可以在後續製程上利用一小應力造成上方薄膜沿著裂縫產生剝離，達到薄膜轉移之目的，此薄膜轉移方法可以應用在絕緣層矽晶材料製作上。

摘要(英)

Even with the mature semiconductor processing technology, the Moore’s Law is difficult to keep up with the necessity. The Silicon on Insulator (SOI) has become a material to solve the leakage effect when the process is in the scale of nanometer. Recently, Smart-Cut® is a common means for manufacturing the SOI. By applying the high dosage of hydrogen ions and implanting them into the silicon wafers, followed with wafer bonding process and high temperature annealing, the hydrogen ions gather and finishe the purpose of layer transfer.
This thesis is in reference to fabricating a buried porous silicon layer under a capping silicon layer by using electrochemical etching. With certain parameters, the heavily doped P-type silicon wafer is etched by electrochemical method to cause the dissolving reaction and produce the porous layer. Under the capping silicon layer, Crevices are existent in the porous layer. In the later process, a small stress is applied on the creviced zones to cause the layer split along the crevices. It provides another approach to fabricate SOI material by using this method.

關鍵字(中)

★ 多孔矽
★ 電化學蝕刻

關鍵字(英)

★ electrochemical etching
★ porous silicon

論文目次

摘要.......................................................i
Abstract..................................................ii
誌謝.....................................................iii
目錄......................................................iv
圖目錄...................................................vii
表目錄....................................................xi
第一章緒論...............................................1
1.1 研究背景...........................................1
1.2 研究目的...........................................3
第二章原理與文獻回顧.....................................8
2.1 多孔矽簡介.........................................8
2.2 多孔矽製作技術.....................................8
2.3 多孔矽電化學蝕刻中的電流—電壓(I-V)特性...........13
2.4 多孔矽的溶解化學反應..............................14
2.5 多孔矽形成機制....................................16
2.5.1 The Beale Model [28-31]...........................16
2.5.2 The Quantum Model [32-34].........................17
2.5.3 The Diffusion-Limited Model [35-38]...............17
第三章實驗方法與步驟....................................28
3.1 實驗晶片準備......................................28
3.2 實驗晶片清潔......................................28
3.3 電化學蝕刻設備....................................29
3.4 分析儀器介紹......................................30
第四章結果與討論........................................35
4.1 不同參數電化學蝕刻之結果..........................35
4.1.1 128mA定電流之電化學蝕刻多孔矽結果.................35
4.1.2 150mA定電流之電化學蝕刻多孔矽結果.................35
4.1.3 300mA定電流之電化學蝕刻多孔矽結果.................36
4.1.4 450mA定電流之電化學蝕刻多孔矽結果.................36
4.1.5 628mA定電流之電化學蝕刻多孔矽結果.................37
4.1.6 1200mA定電流之電化學蝕刻多孔矽結果................38
4.2 不同電流值電化學蝕刻之比較........................38
4.3 450mA定電流電化學蝕刻造成薄膜剝落之探討...........39
4.4 製備電化學蝕刻多孔矽觀察與討論....................40
第五章結論..............................................62
第六章未來展望..........................................63
參考文獻..................................................64

參考文獻

〔1〕吳憲昌，陳啟東，「單電子電晶體的進展與應用」，自然科學簡訊，第十五卷第四期，115-118頁，2003。
〔2〕J. B. Lasky, et al., “Silicon-on-Insulator （SOI） by Bonding and Etch-Back”, Electron Devices Meeting, 1985 International, Vol. 31, pp. 684-687, 1985.
〔3〕G. K. Celler and S. Cristoloveanu, “Frontiers of Silicon-on- Insulator”, Journal of Applied Physics, Vol. 93, Issue 9, pp. 4955-4978, May 2003.
〔4〕H. Xiao著，半導體製程技術導論，羅正忠和張鼎張譯，二版，臺灣培生教育出版，臺北市，民國九十三年。
〔5〕莊達人，VLSI製造技術，五版，高立圖書有限公司，臺北縣，民國九十一年。
〔6〕J. B. Kuo and K.-W. Su, CMOS VLSI Engineering: Silicon-on-Insulator （SOI）, Kluwer Academic Publishers, Boston, 1998.
〔7〕陳威良，「電漿離子佈植製作SOI及佈植缺陷之研究」，國立清華大學，碩士論文，民國九十年。
〔8〕李隆盛，「非正統之金氧半導體場效電晶體」，電子與材料雜誌 14，80-85頁，2002。
〔9〕J.-P. Colinge, Silicon-on-Insulator Technology: Materials to VLSI, 3rd Edition, Springer Science+Business Media, Inc., New York, 2004.
〔10〕Q, -Y. Tong and U. Gossel, “Semiconductor Wafer Bonding: Science and Technology,” John Wiley, New York, 1999.
〔11〕M. Bruel, “Silicon on insulator material technology”. Electronics Letters, Vol. 31, Issue 14, pp. 1201-1202, Jul 1995.
〔12〕T.-H. Lee, “Semiconductor thin film transfer by wafer bonding and adcaced ion implantation layer splitting technologies”, Duke University, Ph.D. Dissertation, 1998.
〔13〕D.R. Turner, J. Electrochem. Soc., 105, 402, 1958
〔14〕A. Uhir, Bell System Tech. J., 35, 333, 1956
〔15〕T. Yonehara and K. Sakaguchi, “ELTRAN®; Novel SOI Wafer Technology”, JSAP International, No. 4, pp. 10-16, July 2001.
〔16〕J.A. Walker, ”The future of MEMS in telecommunications networks”, J. Micromech. Microeng., 10, R1, 2000.
〔17〕H. Ohji, P.T. J. Gennissen, P. J. French, and K. Tsutsumi, “Fabrication of a beam-mass structure using single-step electrochemical etching for micro structures (SEEMS)”, J. Micromech. Microeng., 10, 440, 2000
〔18〕C. M. A. Ashruf, P. J. French, P. M. Sarro, R. Kazinczi, X. H. Xia, and J.J. Kelly, “Galvanic etching for sensor fabrication”, J. Micromech. Microeng., 10, 505, 2000.
〔19〕S. Rowson, A. Chelnokov, J. M. Lourtioz, “Macroporous silicon photonic crystals at 1.55?m”, Electron. Lett., 35, 753, 1999.
〔20〕X.G. Zhang, S.D. Collins, R.L. Smith, J. Electrochem. Soc., 136 , 1989.
〔21〕X.G. Zhang, J.electrochem. Soc., 138, 1991.
〔22〕R.L. smith, S.D. Collins, “Porous silicon formation mechanism”, J.Appl. Phys. 71, R1, 1992
〔23〕V. Lehmann, H. Foll, ”Formation mechanism and properties of electrochemically etched trenches in n-type silicon”, J. Electrochem. Soc., 137, 653, 1990.
〔24〕V. Lehmann, W. Honlein, R. Reisinger, A. Spitzer, H. Wendt, and J. Willer, “A novel capacitor technology based on porous silicon” Thin Solid Films, 276, 138, 1996.
〔25〕V. Lehmann, U. Gosele, “Porous silicon formation: A quantum wire effect”, Appl. Phys. Lett., 58, 865, 1991.
〔26〕V. Lehmann, “Porous silicon-a new material for MEMS”, Micro Electro Mechanical Systems, 11-15 Feb, 1-6 ,1996.
〔27〕V. Lehmann, J.electrochem. Soc., 140, 2836, 1993.
〔28〕C. Pickering, M.J. Beale, D.J. Robbins, P.J. Pearson, and R. Greef, J. Phys. C: Solid state Phys., 17,5535, 1984.
〔29〕M.J. Beale, J.D. Benjamin, M.J. Uren, N.G. Uren, N.G. Chew and A.G. Cullis, J. Cryst. Growth, 73, 622, 1985.
〔30〕M.J. Beale, J.D. Benjamin, M.J. Uren, N.G. Uren, N.G. Chew, and A.G. Cullis, Appl. Phys. Lett., 46.86, 1985.
〔31〕I. M. Young, M. I. Beale and J.D. Benjamin, Appl. Phys. Lett., 46, 1133, 1985.
〔32〕A.J. Read, R.J. Needs, K.J. Naish, L.T. Canham, P.D.J. Calcott, and A. Qteish, Phys, Rev. Lett., 69, 1232, 1992.
〔33〕G.D. Sanders and Y.C. Chang, Phys. Rev. B, 45,856, 1992.
〔34〕V.Lemann, U. Gösele, Appl. Phys. Lett. 58, 856, 1991.
〔35〕R.L. Smith, S.F. Chuang, and S.D. Collins, J. Electron. Mater., 17,533, 1988.
〔36〕R.L. Smith and S.D. Collins, Phys. Rev. A, 39,5409, 1989.
〔37〕R.L. Smith and S.D. Collins, Phys. J. Appl. Phys., 71, R1, 1992.
〔38〕T.A. Witten and L.M. Sander, Phys. Rev. B, 27, 5686, 1983.
〔39〕B. Hamiliton, J. Jacobs, D.A. Hill, R. F. Pettifer, D. Teehan & L. T. Canham, “Size-controlled percolation pathways for electrical conduction in porous silicon.” Nature, vol 393, 4 June ,1998.
〔40〕C. S. Solanki et al. “New approach for the formation and separation of a thin porous silicon layer”, phys. Stat. sol. (a) 182, 97, 2000

指導教授

李天錫(Tien-Hsi Lee)

審核日期

2009-7-21

推文