姓名 |
林昭淇(Chao-Chi Lin)
查詢紙本館藏 |
畢業系所 |
電機工程學系在職專班 |
論文名稱 |
電阻串連式連續參考值產生器於製程設計套件之評量 (Qualification of the Resistor-String Successive Reference Generator for Process Design Kit)
|
相關論文 | |
檔案 |
[Endnote RIS 格式]
[Bibtex 格式]
[相關文章] [文章引用] [完整記錄] [館藏目錄] 至系統瀏覽論文 ( 永不開放)
|
摘要(中) |
於目前積體電路製造之先進製程(90nm以下)中,對於元件設計的要求及限制愈趨於嚴格,故設計者於電路設計階段需要更多軟體(EDA TOOL)的輔助,以達該製程之特性。因此晶圓代工廠為幫助客戶於產品開發流程更加順暢,因此開發了製程設計套件(Process Design Kit, PDK)。
在過去學長的論文中,只有呈現電阻串連式連續參考值產生器的實體佈局,並未檢測此產生器是否完全符合製程設計套件(PDK),因此本論文要驗證電阻串連式連續參考值產生器是可以使用製程設計套件(PDK)來完成,以確保此電路進入先進製程後,也可以使用各個先進製程的製程設計套件(PDK)來產生。
|
摘要(英) |
Nowadays, the integrated circuit fabrication in advanced process (under 90nm), analog component design is demanding increasingly and more the restrictions. So in the circuit design stage, designers rely on the auxiliary of software(EDA TOOL), in order to achieve the realization of the manufacturing process. Therefore foundries develop a Process Design Kit(PDK) to help customers in the product development smoothly.
In this thesis, by using a resistor-string successive reference generator as a circuit example, it aims to develop the corresponding PDk. We verify the physical layout of this reference generator by ERC, DRC, LVS and PEX checking and develop the Physical Verification Deck. Hence, this generator have been qualified in full compliance with Process Design Kit(PDK). It ensures this circuit generator that can be used in the advanced manufacturing process.
|
關鍵字(中) |
★ 製程設計套件 ★ 串聯電阻陣列 ★ 自動化佈局 ★ 繞線 |
關鍵字(英) |
★ Process Design Kit ★ Series resistor array ★ Automation layout ★ Routing |
論文目次 |
摘要...................................i
Abstract...............................ii
誌謝.................................. iii
目錄...................................iv
圖目錄.................................vi
表目錄................................ viii
第一章簡介.............................1
1-1 製程設計套件的定義..................1
1-2 論文組織...........................2
第二章製程設計套件......................3
2-1 製程設計套件的定義..................3
2-2 製程設計套件的內容..................5
第三章電阻的排列方式....................8
3-1 電阻的種類..........................8
3-2 電阻值的計算方式....................9
3-3 電阻串聯式電路......................10
3-4 電阻串陣列TANGO行軍式排法............11
第四章以PDK實現TANGO排法的實體佈局.......13
4-1 電阻陣列的排法......................13
Symbol and Schematic...................14
4-1.1 電阻Symbol內容....................14
4-1.2 四位元電阻串電路...................16
4-1.3 電路的輸出檔案.....................16
4-2 Callback ...........................18
4-3 利用SPICE Model做電路模擬............19
4-4 Technology File ....................22
4-5 用MCell做電路實體佈局.................24
4-6 電路實體佈局的驗證....................30
4-6.1 DRC(Design Rule Check).............30
4-6.2 LVS(Layout V.S. Schematic).........31
4-6.3 LPE(Post Layout Extraction) .......33
第五章結論................................36
參考文獻..................................37 |
參考文獻 |
[1]趙盈勝,”以製程設計套件評估啟發式演算電容佈置法,”中央大學電機工程學系碩士論文, 2011.
[2]林智勝, “Tango_RM:一個電阻串聯連續參考值產生之強化排列結構,”中華大學電機工程學系碩士論文, 2004.
[3]C. S. G. Conroy, W. A. Lane, and M. A. Moran, “Statistical Design Techniques for D/A Converters,” IEEE JOURNAL OF SOLID-STATECIRCUITS, vol. 24, no. 4. pp. 1118-1127, Aug. 1989.
[4]J. Xiong, V. Zolotov, and L. He, “Robust Extraction of Spatial Correlation,” International Symposium on Physical Design, pp. 619-630, Apr. 2006.
[5]莊勝富, “電阻串聯式連續參考值產生器的佈局,”中央大學電機工程學系碩士論文, 2007.
|
指導教授 |
陳竹一(Jwu-E Chen)
|
審核日期 |
2015-8-13 |
推文 |
facebook plurk twitter funp google live udn HD myshare reddit netvibes friend youpush delicious baidu
|
網路書籤 |
Google bookmarks del.icio.us hemidemi myshare
|