![]() |
|
以作者查詢圖書館館藏 、以作者查詢臺灣博碩士 、以作者查詢全國書目 、勘誤回報 、線上人數:61 、訪客IP:3.133.139.142
姓名 葉生元(Conan Yeh) 查詢紙本館藏 畢業系所 電機工程學系 論文名稱 以波動數位濾波器為基礎的類比仿真器之管線化設計及其時間與硬體的最佳化
(Timing and Resource Optimization of Pipelined Analog Emulator Based on Wave Digital Filters)相關論文 檔案 [Endnote RIS 格式]
[Bibtex 格式]
[相關文章]
[文章引用]
[完整記錄]
[館藏目錄]
[檢視]
[下載]
- 本電子論文使用權限為同意立即開放。
- 已達開放權限電子全文僅授權使用者為學術研究之目的,進行個人非營利性質之檢索、閱讀、列印。
- 請遵守中華民國著作權法之相關規定,切勿任意重製、散佈、改作、轉貼、播送,以免觸法。
摘要(中) 波動數位濾波器(wave digital filter)可用數位電路模擬類比元件的行為,而以此為基礎的類比仿真器(analog emulator)使得類比與數位混合訊號(analog and mixed signal, AMS)電路的模擬及驗證變得可行,此類比仿真器在波動數位濾波器的基礎上,將時間域中的電阻,電容,電壓源等元件轉至波動數位域,並使用串聯及並聯關係(配線器)以樹狀結構表示出整個電路,再以波的形式輸入訊號以模擬電路行為。為了降低此類比仿真器的硬體成本並提升效能,本論文中提出了一個對此樹狀結構管線化的方法,並隨著關鍵路徑長度限制,自動設計出限制下硬體最佳化的管線化設計,且此方法設計出之結構在模擬後結果可以看出,本論文所提出的方法確實可以在路徑時間限制下,設計出管線化電路結構,以符合要求並最佳化硬體數量。 摘要(英) Wave Digital Filter (WDF) can simulate analog element with digital circuit. The analog emulator based on WDF makes the simulation and verification of mixed signal circuit feasible. This emulator transforms resistor, capacitor, inductance and resistive voltage source into wave digital domain and connect them with either serial or parallel adaptor to represent circuit architecture.
In order to reduce this analog emulator’s hardware costs and improve efficiency. This thesis proposes an algorithm to generate pipelined WDF tree-like structure. According to different critical path constrain, the pipelined hardware resource can be optimized by the algorithm. From the simulation results on several cases, the proposed method can generate the required pipelined WDF structure that meets the timing constrains and optimize the hardware resource.
關鍵字(中) ★ 波動數位濾波器
★ 管線化
★ 時間最佳化
★ 硬體最佳化關鍵字(英) ★ Wave Digital Filter
★ Pipeline
★ timing optimization
★ resource optimization論文目次 摘要 V
Abstract VI
目錄 VIII
圖目錄 X
表目錄 XII
第一章 緒論 1
1-1研究動機 1
1-2相關研究 2
1-2-1 場列式可程式邏輯閘陣列(FPGA) 2
1-2-2 場列式可程式類比陣列(FPAA) 3
1-3論文結構 4
第二章 背景知識 5
2-1波動數位濾波器簡介(Wave Digital Filter) 5
2-1-1RLC電路之數位濾波器模型 5
2-1-2波動數位濾波器中的元件模型 6
2-1-3配線器(Adaptor) 9
2-1-4 波動數位樹狀結構(Wave digital tree structure) 11
2-2管線化方法(Pipeline) 14
2-2-1完全管線化(Fully pipeline) 14
2-2-2 使用貪婪演算法管線化(Greedy Algorithm) 16
2-3問題定義 18
第三章 周期時間限制下產生硬體最佳化的管線化結構方法 19
3-1周期時間限制下產生硬體最佳化的管線化結構流程 20
3-1-1 配線器轉型及管線化建表 21
3-1-2管線化線段計算 26
3-2 管線化區域路徑計算 27
3-3管線化插入及最佳化 28
第四章 實驗結果與討論 32
4-1 實驗環境 32
4-2 RC電路 32
4-3 共源放大器電路 33
4-4 串接式共源放大器 35
第五章 結論 37
第六章 參考文獻 38
參考文獻 [1] A. Fettweis, “Wave digital filters: Theory and practice,”Proceedings of the IEEE, vol. 74, no. 2, pp. 270–327, 1986.
[2] G. De Sanctis, A. Sarti, and S. Tubaro, “Automatic synthesis strategies for object-based dynamical physical models in musical acoustics,” Digital Audio Effects (DAFx-03), pp.198–202, 2003.
[3] J. Pakarinen and M. Karjalainen, “Enhanced wave digital triode model for real-time tube amplifier emulation,” Audio, Speech, and Language Processing, IEEE Transactions on, vol. 18, no. 4, pp. 738–746, 2010.
[4] K.K. Parhi, “VLSI Digital Signal Processing Systems: Design and Implementation, ” 1999.
[5] T. Hall, G. Tech, “Field-Programmable Analog Arrays: A Floating-Gate Approach” Doctoral dissertation, July 12, 2004.
[6] Wisniewski, Remigiusz, “Synthesis of compositional microprogram control units for programmable devices”, 2009.
[7] H. Kutuk,S.-M. Kang, “A field-programmable analog array(FPAA) using switched-capacitor techniques,”in Proc.IEEE Int’l Symp. On Circuit and Systems, vol 4, 1996, pp. 41-44, 1996
[8] B. Pankiewicz, M. Wojcikowski, S. Szczepanski, and Y. Sun, “A field programmable analog array for cmos continuous-time OTA-C filter applications,” Solid-State Circuits, IEEE Journal of, vol. 37, no. 2, pp. 125–136, 2002.
[9] T. S. Hall, C. M. Twigg, J. D. Gray, P. Hasler, and D. V. Anderson, “Large-scale field-programmable analog arrays for analog signal processing,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 52, no. 11, pp. 2298–2307,2005.
[10] U. Z‥olzer, “DAFX: Digital Audio Effect. John Wiley & Sons”, 2011.
[11] M. Karjalainen and J. Pakarinen, “Wave digital simulation of a vacuum-tube amplifier,” in Proc. Int. Conf. Acoustics, Speech, Signal Processing, vol. 5. IEEE, 2006, pp. 153–156.
[12] T. W. Parks and C. S. Burrus, “Digital filter design. ” Wiley-Interscience, 1987.
[13] K. Meerkotter and R. Scholz, “Digital simulation of nonlinear circuits by wave digital filter principles,” in Int. Symp. On Circuits and Systems. IEEE, 1989, pp. 720–723.
[14] T. Shima, T. Sugawara, S. Moriyama, and H. Yamada,“Three-dimensional table look-up mosfet model for precise circuit simulation,” IEEE Journal of Solid-State Circuits, vol. 17, no. 3, pp. 449–454, 1982.
[15] Tim Edwards, “Field programmable analog arrays,” Johns Hopkins University project, 1999.
[16] National Instruments, “FPGA的基本概念,”,2012.
指導教授 劉建男(Chien-Nan Liu) 審核日期 2015-8-11 推文 plurk
funp
live
udn
HD
myshare
netvibes
friend
youpush
delicious
baidu
網路書籤 Google bookmarks
del.icio.us
hemidemi
myshare