參考文獻 |
[1] M.-S. Yang et al., “Low power fully differential frequency doubler,” Electron. Lett., vol. 39, pp. 1388–1389, Sep. 2003.
[2] M.-F. Hung, C.-J. Kuo, and S.-Y. Lee, “A 5.25-GHz CMOS folded-cascode even-harmonic mixer for low-voltage applications,” IEEE Trans. Microw. Theory Tech., vol. 54, no. 2, pp. 660–669, Feb. 2006.
[3] T.-Y. Yang and H.-K. Chiou, “A 28 GHz sub-harmonic mixer using LO doubler in 0.18-μm CMOS technology,” in Proc. Radio Frequency Integrated Circuit Symp., San Francisco, CA, Jun. 2006.
[4] H.-Y. Yang, J.-H. Tsai, T.-W. Huang, and H. Wang, “Analysis of a new 33–58-GHz doubly balanced drain mixer in 90-nm CMOS technology,” IEEE Trans. Microw. Theory Techn., vol. 60, no. 4, pp. 1057–1068, Apr. 2012.
[5] H. Y. Yang, J. H. Tsai, C. H. Wang, C. S. Lin, W. H. Lin, K. Y. Lin, T. W. Huang, and H. Wang, “Design and analysis of a 0.8–77.5 GHz ultra-broadband distributed drain mixer using 0.13-μm CMOS technology,” IEEE Trans. Microw. Theory Techn., vol. 57, no. 3, pp. 562–572, Mar. 2009.
[6] M. Bao, H. Jacobsson, L. Aspemyr, G. Carchon, and X. Sun, “A 9–31 GHz subharmonic passive mixer in 90 nm CMOS technology,” IEEE J. Solid-State Circuits, vol. 41, no. 10, pp. 2257–2264, Oct. 2006.
[7] C. M. Lin, H. K. Lin, Y. A. Lai, C. P. Chang, and Y. H. Wang, “A 10–40 GHz broadband subharmonic monolithic mixer in 0.18 μm CMOS technology,” IEEE Microw. Wireless Compon. Lett., vol. 19, no. 2, pp. 95–97, Feb. 2009.
[8] J.-H. Chen, C.-C. Kuo, Y.-M. Hsin, and H. Wang, “A 15-50 GHz broadband resistive FET ring mixer using 0.18-µm CMOS technology,” in IEEE MTT-S Int. Microw. Symp. Dig.,Jun.2010.
[9] H.-K. Chiou and J.-Y. Lin, “Symmetric offset stack balun in standard 0.13-μm CMOS technology for three broadband and low-loss balanced passive mixer designs,” IEEE Trans. Microw. Theory Techn., vol. 59, no. 6, pp. 1529–1538, Jun. 2011.
[10] A. Ismail and A. A. Abidi, “A 3–10-GHz low-noise amplifier with wideband LC-ladder matching network,” IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2269–2277, Dec. 2004.
[11] M.-D. Tsai and H. Wang, “A 0.3-25-GHz ultra-wideband mixer using commercial 0.18-μm CMOS technology,” IEEE Microw. Wireless Compon. Lett., vol. 14, no. 11, pp. 522–524, Nov. 2004.
[12] F.-C. Chang, P.-C. Huang, S.-F. Chao, and H. Wang, “A low power folded mixer for UWB system applications in 0.18-μm CMOS technology,” IEEE Microw. Wireless Compon. Lett., vol. 17, no. 5, pp. 367–369, May 2007.
[13] C.-K. Chu, H.-K. Huang, H.-Z. Liu, C.-H. Lin, C.-H. Chang, C.-L. Wu, C.-S. Chang, and Y.-H. Wang, “An X-band high-power and high-PAE PHEMT MMIC power amplifier for pulse and CW operation,” IEEE Microw. Wireless Compon. Lett., vol. 18, no. 10, pp. 707–709, Oct. 2008.
[14] P. C. Huang, Z. M. Tsai, K. Y. Lin, and H. Wang, “A 17–35 GHz broadband, high efficiency PHEMT power amplifier using synthesized transformer matching technique,” IEEE Trans. Microw. Theory Techn., vol. 60, no. 1, pp. 112–119, Dec. 2012.
[15] M. Kwak, D. F. Kimball, C. D. Presti, A. Scuderi, C. Santagati, J. J. Yan, P. M. Asbeck, and L. E. Larson, “Design of a wideband high-voltage high-efficiency BiCMOS envelope amplifier for micro-base-station RF power amplifiers,” IEEE Trans. Microw. Theory Techn., vol. 60, no. 6, pp. 1850–1861, Jun. 2012.
[16] Y. Li, J. Lopez, C. Schecht, R. Wu, and D. Y. C. Lie, “Design of high efficiency monolithic power amplifier with envelope-tracking and transistor resizing for broadband wireless applications,” IEEE J. Solid-State Circuits., vol. 47, no. 9, pp. 2007–2018, Sep. 2012.
[17] M. Tiebout, C. Kinemeyer, R. Thuringer, C. Sandner, H. D. Wohlmuth, M. Berry, and A. L. Scholtz, “A 17-GHz transceiver design in 0.13 μm CMOS,” in Radio Freq. Integr. Circuits Symp., 2005, pp. 101–104.
[18] A. Tanaka, H. Okada, H. Kodama, and H. Ishikawa, “A 1.1 V 3.1-to-9.5 GHz MB-OFBM UWB transceiver in 90 nm CMOS,” in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, San Francisco, CA, Feb. 2006, pp. 398–399.
[19] H. Zheng, S. Lou, D. Lu, C. Shen, T. Chan, and H. C. Luong, “A 3.1 GHz–8.0 GHz single-chip transceiver for MB-OFDM UWB in 0.18 μm CMOS process,” IEEE J. Solid-State Circuits, vol. 44, no. 2, pp. 414– 426, Feb. 2009.
[20] Y.-J. Ko, S. Stapleton, and R. Sobot, “ Ku-band image rejection sliding- IF transmitter in 0.13-μm CMOS process,” IEEE Trans. Microw. Theory Tech., vol. 59, no. 8, pp. 2091–2107, Aug. 2011.
[21] X. He and J. van Sinderen, “A low-power, low-EVM, SAW-less WCDMA transmitter using direct quadrature voltage modulation,” IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3448–3458, Dec. 2009.
[22] B. Razavi, RF Microelectronics, 2nd ed. Hoboken, NJ, USA: Prentice-Hall, 2011
[23] A. Mirzaei et al., “Analysis and optimization of current-driven passive mixers in narrowband direct-conversion receivers,” IEEE J. Solid-State Circuits, vol. 44, no. 10, pp. 2678–2688, Oct. 2009.
[24] A. Mirzaei, D. Murphy, and H. Darabi, “Analysis of direct-conversion IQ transmitters with 25% duty-cycle passive mixers,” IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 58, no. 10, pp. 2318–2331, Oct. 2011.
[25] Z. Lin, P.-I. Mak, and R. Martins, “A 1.4 mW 59.4-dB-SFDR 2.4-GHz ZigBee/WPAN receiver expliting a “split-LNTA +50% LO” topology in 65-nm CMOS,” IEEE Trans. Microw. Theory Tech., vol. 62, pp. 1525–1534, Jul. 2014.
[26] A. Mirzaei, H. Darabi, J. C. Leete, and Y. Chang, “Analysis and optimization of direct-conversion receivers with 25% duty-cycle current-driven passive mixers,” IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 57, no. 9, p. 2523–2366, Sep. 2010.
[27] M. Camponeschi et al., “A X-band I/Q upconverter in 65 nm CMOS for high resolution FMCW radars,” IEEE Microw. Wireless Compon. Lett., vol. 22, no. 3, pp. 141–143, Mar. 2012.
[28] D. Murphy et al. “A blocker-tolerant, noise-cancelling receiver suitable for wideband wireless applications,” IEEE J. Solid-State Circuits, vol. 47, no. 12, pp. 2943–2963, Dec. 2012.
[29] T. K. Nguyen et al., “A low-power RF direct-conversion receiver/transmitter for 2.4-GHz-band IEEE 802.15.4 standard in 0.18-μm CMOS Technology,” IEEE Trans. Microw. Theory Techn., vol. 54, no. 12, pp. 4062–4071, Dec. 2006.
[30] J.-H. Tsai, “Design of 1.2-V broadband high data-rate MMW CMOS I/Q modulator and demodulator using modified Gilbert-cell mixer,” IEEE Trans. Microw. Theory Techn., vol. 59, no. 5, pp. 1350–1360, May 2011.
[31] N. Poobuapheun et al., “A 1.5-V 0.7-2.5-GHz CMOS quadrature demodulator for multiband direct-conversion receivers,” IEEE J. Solid-State Circuits, vol. 42, no. 8, pp. 1669–1677, Aug. 2007.
[32] Y.-N. Jen, J.-H. Tsai, C.-T. Peng, and T.-W. Huang, “A 20 to 24 GHz +16.8 dBm fully integrated power amplifier using 0.18 μm CMOS process,” IEEE Microw. Wireless Compon. Lett., vol. 19, no. 1, pp. 42–44, Jan. 2009.
[33] T. Yao et al., “Algorithmic design of CMOS LNAs and PAs for 60-GHz radio,” IEEE J. Solid-State Circuits, vol. 42, no. 5, pp. 1044–1057, May 2007.
[34] 林厚安, ”應用傳輸線型變壓器與自適應偏壓於C/X頻段之寬頻互補式金氧半導體功率放大器研製,” 國立中央大學, 碩士論文, 2015.
[35] C.-H. Li, Y.-L. Liu, and C.-N. Kuo, “A 0.6-V 0.33-mW 5.5-GHz receiver front-end using resonator coupling technique,” IEEE Trans. Microw. Theory Tech., vol. 59, no. 6, pp. 1629–1638, Jun. 2011.
[36] C.-H. Li and C.-N. Kuo, “A 1.2-V 5.2-mW 20-30-GHz wideband receiver front-end in 0.18-μm CMOS,” IEEE Trans. Microw. Theory Tech., vol. 60, no. 11, pp. 3502–3512, Nov. 2012.
[37] Y. Peng, L. Zhang, J. Fu, and Y. Wang, ”Analysis and design of a broadband SiGe HBT image-reject mixer integrating quadrature signal generator,” IEEE. Trans. Microw. Theory Tech., vol. 64, no. 3, pp. 688–698, Mar.2016.
[38] 戴瑋佑, ”應用磁耦合變壓器技術之雙頻帶金氧半導體壓控振盪器暨5 GHz壓控振盪器與除頻器整合電路,” 國立中央大學, 碩士論文, 2015.
[39] M. S. Alavi, R. B. Staszewski, L. C. N. de Vreede, and J. R. Long, “A wideband 2 × 13-bit all-digital I/Q RF-DAC,” IEEE Trans. Microw. Theory Techn., vol. 62, no. 4, pp. 732–752, Apr. 2014 |