適用於1Gbps車用乙太網路傳輸之頻域等化器電路與時序回復電路實現

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：40

、訪客IP：18.220.182.13

姓名

陳昱均(Yu-Jun Chen) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

適用於1Gbps車用乙太網路傳輸之頻域等化器電路與時序回復電路實現
(Frequency Domain Equalizer and Timing Recovery Circuit Design for Giga-bit Automotive Ethernet Receiver)

相關論文

★ 應用於2.5G/5GBASE-T乙太網路傳收機之高成本效益迴音消除器	★ 應用於IEEE 802.3bp車用乙太網路之硬決定與軟決定里德所羅門解碼器架構與電路設計
★ 適用於 10GBASE-T 及 IEEE 802.3bz 之高速低密度同位元檢查碼解碼器設計與實現	★ 基於蛙跳演算法及穩定性準則之高成本效益迴音消除器設計
★ 運用改良型混合蛙跳演算法設計之近端串音干擾消除器	★ 運用改良粒子群最佳化演算法之近端串擾消除器電路設計
★ 應用於多兆元網速乙太網路接收機類比迴音消除器之最小均方演算法電路設計	★ 應用於數位視頻廣播系統之頻率合成器及3.1Ghz寬頻壓控震盪器
★ 地面數位電視廣播基頻接收器之載波同步設計	★ 適用於通訊系統之參數化數位訊號處理器核心
★ 以正交分頻多工系統之同步的高效能內插法技術	★ 正交分頻多工通訊中之盲目頻域等化器
★ 兆元位元率之平行化可適性決策回饋等化器設計與實作	★ 應用於數位視頻廣播系統中之自動增益放大器及接受端濾波器設計
★ OFDM Symbol Boundary Detection and Carrier Synchronization in DVB-T Baseband Receiver Design	★ 適用於億元位元率混合光纖與銅線之電信乙太接取網路技術系統之盲目等化器和時序同步電路設計

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

至系統瀏覽論文 (2026-1-31以後開放)

摘要(中)

本論文呈現模擬車用下世代十億位元乙太網路通訊環境之訊號還原演算法設計與等化器電路實踐，此網路通訊所規定的規格IEEE 802.3bp™-2016採用非屏蔽雙絞乙太網路線來傳輸PAM-3編碼之訊號。乙太網路線因為存在著通道頻寬的關係而通道訊號內部擁有符碼間干擾（ISI），為了減輕符碼間干擾的影響，需要使用自適應數位纜線通道等化器來還原乙太網路線接收到的訊號。
然而由於車內環境的緣故，除了一般通訊設備會遇到的高斯白雜訊之外，射頻干擾雜訊也是一個重要的訊號雜訊。因此，本論文選擇非強制頻域前饋式等化器結合時域決策回授等化器嘗試減緩射頻干擾雜訊之影響，時域決策回授等化器用來消除後符碼間干擾，而非強制頻域前饋式等化器除了消除前符碼間干擾外，之後的章節也會進而探討此等化器用於減緩車內的射頻干擾雜訊之影響可行性。此外，通道等化器及時序迴路會發生交互作用，因而造成時序回復電路時序產生發散的情況發生，本論文有針對此議題提出討論及解決。硬體實現上使用製程為TSMC 40nm透過Design Compiler 及IC Compiler 進行數位電路的時序模擬與電路布局模擬，最後也使用相同製程來設計晶片。

摘要(英)

The purpose of this study was to simulate the environment of the next-generation Gigabit Ethernet communication in vehicles to develop an equalization algorithm, architecture, and the equalizer circuit design. In the IEEE 802.3bp™-2016, the PAM-3 encoded signals are transmitted by unshielded twisted pair cable. Due to the limitation of cable bandwidth, there is inter-symbol interference (ISI) between the signals in the Ethernet cable. In order to mitigate the impact of inter-symbol interference, an adaptive digital cable channel equalizer is needed to equalize the signal through the Ethernet cable.
In addition to the normal additive white Gaussian noise (AWGN) influencing the signals in the communication systems, radio frequency interference is also a huge noise in the environment of the car. A main topic of this thesis is to discuss whether the architecture of Unconstrained Frequency Domain Feed Forward Equalizer combining with a time domain decision feedback equalizer can be a better solution of eliminating the radio frequency interference comparing with the normal Time Domain Feed Forward Equalizer. Besides, the channel equalizer and the timing loop will cause the timing recovery circuit to diverge due to their interaction. This paper will also discuss and solve this issue. The hardware implementation process uses TSMC 40nm to perform timing simulation and circuit layout simulation of digital circuits through Design Compiler and IC Compiler. Finally, the same process is used to implement the chip.

關鍵字(中)

★ 頻域等化器
★ 時序回復
★ 射頻干擾
★ 車用乙太網路
★ VLSI

關鍵字(英)

論文目次

摘要 I
ABSTRACT II
目錄 III
圖目錄 V
表目錄 VIII
一、緒論 1
1-1 前言 1
1-2 研究動機 2
1-3 論文架構 2
二、等化器介紹 3
2-1 符碼間干擾 3
2-1 線性等化器 4
2-1-1 前饋式等化器 5
2-2 非線性等化器 7
2-2-1 反饋等化器 7
2-3 自適應演算法 8
2-3-1 最小均方根演算法 8
2-3-2 常數模數演算法 11
2-3-3 區塊常數模數演算法 13
2-4 頻域自適應演算法 14
三、時序恢復系統 16
3-1 基本介紹 16
3-2 鎖相迴路 16
3-3 全數位回授型時序同步 17
3-4 時序錯誤偵測 18
3-5 迴路濾波器 20
四、系統架構設計及模擬 21
4-1 系統架構設計 21
4-2 系統環境介紹 22
4-2-1 編碼 22
4-2-2 通道介紹 23
4-2-3 射頻干擾 24
4-3 等化器模擬結果 26
4-4 射頻干擾模擬結果 29
4-5 時序恢復模擬結果 48
五、硬體架構設計及實踐 51
5-1 介紹 51
5-2 平行重疊輸入訊號電路 51
5-3 離散傅立葉轉換電路設計 54
5-3-1 哈特立轉換跟傅立葉轉換關係 57
5-4 電路運作介紹 59
5-5 設計流程 63
5-6 晶片驗證 64
六、結論及未來展望 68
參考文獻 69

參考文獻

[1]Wadhwani, P., & Yadav , S. (2018, November). Retrieved December 24, 2020, from https://www.gminsights.com/pressrelease/automotive-transceiver-market
[2]IEEE Std 802.3bp™, 30 June 2016, “Standard for Ethernet Amendment 4: Physical Layer Specifications and Management Parameters for 1 Gb/s Operation over a Single Twisted Pair Copper Cable”
[3]Fei Yuan, Alaa R. AL-Taee, Andy Ye and Saman Sadr, “Design techniques for decision feedback equalization of multi-giga-bit-per-second serial data links : a state-of-the-art review," IET Circuits Devices Syst., Vol. 8, Iss. 2, pp. 118–130, 2014.
[4]John F. Bulzacchelli, “Equalization for Electrical Links - Current design techniquesand future directions”, IEEE solid-state circuits magazine, pp. 23 - 31, Fall , 2015.
[5]S. Paliwal, D. K. Grover and J. Krayla, “Comparison of Linear and Non-Linear Equalizer using the Maltlab,” Communications on Applied Electronics (CAE) Vol. 4,– No.1, January 2016
[6] Simon O. Haykin, Adaptive Filter Theory: Pearson, 2014
[7]D. N. Godard, “Self-recovering equalization and carrier tracking in two-dimensional data communication systems,” IEEE Trans. Commun., vol. COM-28, NO. 11, pp. 1867-1875, Nov. 1980.
[8]Hai Huyen Dam, S. Nordholm, and H.-J. Zepernick, “Frequency Domain Constant Modulus Algorithm for Broadband Wireless Systems,” IEEE GLOBECOM ,1-5 Dec. 2003
[9]C. L. Wang , C. T. Ho and Y. T. Chang, “ A novel systolic design for fast computation of the discrete Hartley transform”, Conference Record of The Thirtieth Asilomar Conference on Signals, Systems and Computers, Nov. 1996
[10]T. C. Pao, C. C. Chang and C. K. Wang, “A variable-lenght DHT-based FFT/LFFT process for VDSL/ADSL system”, IEEE Asia-Pacific Conference on Circuits and Systems , Dec. 2004
[11]C.F. Wu , M. T. Shiue and C. K. Wang, “DHT-based frequency-domain equalizer for DMT systems.”, European Signal Processing Conference , Sept. 2005
[12]You Ping Lin, “Implementation of Equalizer and Timing Recovery Circuit for 1Gbps Automotive Ethernet Transmission.”, Jan. 2019
[13]F. C. Yeh , T. Y. Liu, T. C. Wei and W. C. Liu, and S. J. Jou, “A SC/OFDM dual mode frequency-domain equalizer for 60 GHz multi-Gb/s wireless transmission,” in Proc. Int. Symp. VLSI Design, Autom., Test (VLSIDAT) , pp. 1– 4, Apr, 2011

指導教授

薛木添

審核日期

2021-1-22

推文