參考文獻 |
[1]B. Casper and F. O’Mahony, “Clocking analysis, implementation and measurement techniques for high-speed data links–A tutorial,” IEEE, Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 1, pp. 17–39, Jan. 2009.
[2]C.-L. Hung, “On techniques of clock generator used in high-speed wireline transmission systems,” Ph.D. dissertation, Dept. Elect. Eng., National Central Univ., Taoyuan City, Taiwan, 2015.
[3]Y.-H. Tu, “Design and implementation of key technologies applied to high-speed serial links,” Ph.D. dissertation, Dept. Elect. Eng., National Central Univ., Taoyuan City, Taiwan, 2018.
[4]DisplayPort Standard Version 2.0, Video Electron. Standard Assoc. (VESA), San Jose, CA, USA, Jun. 2019.
[5]Double Data Rate (DDR) SDRAM Standard, JESD79F, JEDEC Solid State Technol. Assoc., Arlington, VA, USA, Feb. 2008.
[6]DDR2 SDRAM Standard, JESD79-2F, JEDEC Solid State Technol. Assoc., Arlington, VA, USA, Nov. 2009.
[7]Speciality DDR2-1066 SDRAM, JESD208, JEDEC Solid State Technol. Assoc., Arlington, VA, USA, Nov. 2007.
[8]DDR3 SDRAM Standard, JESD79-3F, JEDEC Solid State Technol. Assoc., Arlington, VA, USA, Jul. 2012.
[9]DDR4 SDRAM Standard, JESD79-4B, JEDEC Solid State Technol. Assoc., Arlington, VA, USA, Jun. 2017.
[10]DDR5 SDRAM Standard, JESD79-5, JEDEC Solid State Technol. Assoc., Arlington, VA, USA, Jul. 2020.
[11]PCI Express Base Specification Revision 6.0, Version 1.0, PCI-SIG, Beaverton, OR, USA, Dec. 2021.
[12]Universal Serial Bus 3.2 Specification, Revision 1.0, USB Implementers Forum, Inc., Beaverton, OR, USA, Sep. 2017.
[13]M. van Ierssel, A. Sheikholeslami, H. Tamura, and W. W. Walker, “A 3.2 Gb/s CDR using semi-blind oversampling to achieve high jitter tolerance,” IEEE J. Solid-State Circuits, vol. 42, no. 10, pp. 2224–2234, Oct. 2007.
[14]M.-T. Hsieh and G. E. Sobelman, “Clock and data recovery with adaptive loop gain for spread spectrum SerDes applications,” in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2005. pp. 4883–4886.
[15]S. H. Hall, G. W. Hall, and J. A. McCall, High-Speed Digital System Design–A Handbook of Interconnect Theory and Design Practices, New York, NY, USA: Wiley, 2000.
[16]B. Razavi, Design of Integrated Circuits for Optical Communications, New York, NY USA: Wiley, 2012.
[17]IEEE Standard for Jitter and Phase Noise, IEEE Standard Std 2414-2020, Feb. 2021.
[18]Tektronix, Understanding and Characterizing Timing Jitter, May 2019.
[19]Maxim Integrated, AN HFAN-4.0.3, Jitter in Digital Communication Systems, Part 1, Revision 1, Apr. 2008.
[20]C. Sui, S. Bai, T. Zhu, C. Cheng, and D. G. Beetner, “New method to characterize deterministic jitter and crosstalk-induced jitter from measurements,” IEEE Trans. Electromagn. Compat., vol. 57, no. 4, pp. 877–884, Aug. 2015.
[21]M. Marcu, S. Durbha, and S. Gupta, “Duty-cycle distortion and specifications for jitter test-signal generation,” in Proc. IEEE Int. Symp. Electromagn. Compat., Aug. 2008, pp. 1–4.
[22]Keysight, Jitter Analysis: The Dual-Dirac Model, RJ/DJ, and Q-Scale, Dec. 2017.
[23]Agilent, Understanding Jitter and Wander Measurements and Standards, Feb. 2003.
[24]H.-H. Chang, J.-W. Lin, C.-Y. Yang, and S.-I. Liu, “A wide-range delay-locked loop with a fixed latency of one clock cycle,” IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 1021–1027, Aug. 2002.
[25]C.-N. Chuang and S.-I. Liu, “A 0.5–5-GHz wide-range multiphase DLL with a calibrated charge pump,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 11, pp. 939–943, Nov. 2007.
[26]C.-C. Chen and S.-I. Liu, “An infinite phase shift delay-locked loop with voltage-controlled sawtooth delay line,” IEEE J. Solid-State Circuits, vol. 43, no. 11, pp. 2413–2421, Nov. 2008.
[27]S.-J. Bae, H.-J. Chi, Y.-S. Sohn, and H. J. Park, “A VCDL-based 60–760-MHz dual-loop DLL with infinite phase-shift capability and adaptive-bandwidth scheme,” IEEE J. Solid-State Circuits, vol. 40, no. 5, pp. 1119–1129, May 2005.
[28]H. Won et al., “A 28-Gb/s receiver with self-contained adaptive equalization and sampling point control using stochastic sigma-tracking eye-opening monitor,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 64, no. 3, pp. 664–674, Mar. 2017.
[29]W.-S. Kim, C.-K. Seong, and W.-Y. Choi, “A 5.4-Gbit/s adaptive continuous-time linear equalizer using asynchronous undersampling histograms,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 59, no. 9, pp. 553–557, Sep. 2012.
[30]Y. Choi et al., “A 0.99-pJ/b 15-Gb/s counter-based adaptive equalizer using single comparator in 28-nm CMOS,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 68, no. 10, pp. 3189–3193, Oct. 2021.
[31]J.-S. Choi, M.-S. Hwang, and D.-K. Jeong, “A 0.18-μm CMOS 3.5-Gb/s continuous-time adaptive cable equalizer using enhanced low-frequency gain control method,” IEEE J. Solid-State Circuits, vol. 39, no. 3, pp. 419–425, Mar. 2004.
[32]J. Lee, “A 20-Gb/s adaptive equalizer in 0.13-μm CMOS technology,” IEEE J. Solid-State Circuits, vol. 41, no. 9, pp. 2058–2066, Sep. 2006.
[33]Y.-H. Kim, Y.-J. Kim, T. Lee, and L.-S. Kim, “A 21-Gbit/s 1.63-pJ/bit adaptive CTLE and one-tap DFE with single loop spectrum balancing method,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 24, no. 2, pp. 789–793, Feb. 2016.
[34]D. Lee, J. Han, G. Han, and S. M. Park, “An 8.5-Gb/s fully integrated CMOS optoelectronic receiver using slope-detection adaptive equalizer,” IEEE J. Solid-State Circuits, vol. 45, no. 12, pp. 2861–2873, Dec. 2010.
[35]Y.-H. Tu, K.-H. Cheng, M.-J. Lee, and J.-C. Liu, “A power-saving adaptive equalizer with a digital-controlled self-slope detection,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 65, no. 7, pp. 2097–2108, Jul. 2018.
[36]V. Stojanovic et al., “Autonomous dual-mode (PAM2/4) serial link transceiver with adaptive equalization and data recovery,” IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 1012–1026, Apr. 2005.
[37]J. Lee, K. Lee, H. Kim, B. Kim, K. Park, and D.-K. Jeong, “A 0.1-pJ/b/dB 1.62-to-10.8-Gb/s video interface receiver with jointly adaptive CTLE and DFE using biased data-level reference,” IEEE J. Solid-State Circuits, vol. 55, no. 8, pp. 2186–2195, Aug. 2020.
[38]A. R. Al-Taee, F. Yuan, A. Gean, and S. Sadr, “New 2-D eye-opening monitor for Gb/s serial links,” IEEE. Trans. Very Large Scale Integr. (VLSI) Syst., vol. 22, no. 6, pp. 1209–1218, Jun. 2014.
[39]J.-Y. Song and O.-K. Kwon, “Clock- and data-recovery circuit with independently controlled eye-tracking loop for high-speed graphic DRAMs,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 58, no. 7, pp. 422–426, Jul. 2011.
[40]S. Hwang, J. Song, S.-G. Bae, Y. Lee, and C. Kim, “An add-on type real-time jitter tolerance enhancer for digital communication receivers,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 24, no. 3, pp. 1092–1103, Mar. 2016.
[41]H.-J. Jeon, R. Kulkarni, Y.-C. Lo, J. Kim, and J. Silva-Martinez, “A bang-bang clock and data recovery using mixed mode adaptive loop gain strategy,” IEEE J. Solid-State Circuits, vol. 48, no. 6, pp. 1398–1415, Jun. 2013.
[42]H.-R. Kim, J.-Y. Lee, J.-S. Lee, D.-S. Kang, and J.-H. Chun, “A 6.4–11 Gb/s wide-range referenceless single-loop CDR with adaptive JTOL,” IEEE Solid-State Circuits Lett., vol. 3, pp. 470–473, Sep. 2020.
[43]S.-W. Kwon et al., “An automatic loop gain control algorithm for bang-bang CDRs,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 62, no. 12, pp. 2817–2828, Dec. 2015.
[44]J. Liang, A. Sheikholeslami, H. Tamura, Y. Ogata, and H. Yamaguchi, “Loop gain adaptation for optimum jitter tolerance in digital CDRs,” IEEE J. Solid-State Circuits, vol. 53, no. 9, pp. 2696–2708, Sep. 2018.
[45]J. Ardila, H. Morales, and E. Roa, “On the cross-correlation based loop gain adaptation for bang-bang CDRs,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 67, no. 4, pp. 1169–1180, Apr. 2020.
[46]T. Saeki, et al., “A 2.5-ns clock access, 250-MHz, 256-Mb SDRAM with synchronous mirror delay,” IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1656–1668, Nov. 1996.
[47]K.-H. Cheng, K.-W. Hong, C.-H. Chen, and J.-C. Liu, “A high precision fast locking arbitrary duty cycle clock synchronization circuit,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 19, no. 7, pp. 1218–1228, Jul. 2011.
[48]Y. J. Yoon et al., “Synchronous mirror delay for multiphase locking,” IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 150–156, Jan. 2004.
[49]A. Hatakeyama et al., “A 256-Mb SDRAM using a register-controlled digital DLL,” IEEE J. Solid-State Circuits, vol. 32, no. 11, pp. 1728–1734, Nov. 1997.
[50]M. Hossain et al., “A fast-lock, jitter filtering all-digital DLL based burst-mode memory interface,” IEEE J. Solid-State Circuits, vol. 49, no. 4, pp. 1048–1062, Apr. 2014.
[51]M.-H. Hsieh, L.-H. Chen, S.-I. Liu, and C. C.-P. Chen, “A 6.7 MHz to 1.24 GHz 0.0318 mm2 fast-locking all-digital DLL using phase-tracing delay unit in 90 nm CMOS,” IEEE J. Solid-State Circuits, vol. 51, no. 2, pp. 412–427, Feb. 2016.
[52]M.-J. E. Lee et al., “Jitter transfer characteristics of delay-locked loops—Theories and design techniques,” IEEE J. Solid-State Circuits, vol. 38, no. 4, pp. 614–621, Apr. 2003.
[53]C.-Y. Yang, M.-S. Li, and A.-J. Chuang, “A wide-range folded-tuned dual-DLL-based clock-deskewing circuit for core-to-core links,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 29, no. 5, pp. 883–894, May 2021.
[54]H. Kang et al., “Process variation tolerant all-digital 90° phase shift DLL for DDR3 interface,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 10, pp. 2186–2196, Oct. 2012.
[55]K. Ryu, D.-H. Jung, and S.-O. Jung, “Process-variation-calibrated multiphase delay locked loop with a loop-embedded duty cycle corrector,” IEEE Trans. Circuits Syst. II, Express Briefs, vol. 61, no. 1, pp. 1–5, Jan. 2014.
[56]J.-H. Lim et al., “A delay locked loop with a feedback edge combiner of duty-cycle corrector with a 20%–80% input duty cycle for SDRAMs,” IEEE Trans. Circuits Syst. II, Express Briefs, vol. 63, no. 2, pp. 141–145, Feb. 2016.
[57]Y. Yoon, H. Park, and C. Kim, “A DLL-based quadrature clock generator with a 3-stage quad delay unit using the sub-range phase interpolator for low-jitter and high-phase accuracy DRAM applications,” IEEE Trans. Circuits Syst. II, Express Briefs, vol. 67, no. 11, pp. 2342–2346, Nov. 2020.
[58]H. Park et al., “A 1.3–4-GHz quadrature-phase digital DLL using sequential delay control and reconfigurable delay line,” IEEE J. Solid-State Circuits, vol. 56, no. 6, pp. 1886–1896, Jun. 2021.
[59]Y. Hidaka, W. Gai, T. Horie, J. H. Jiang, Y. Koyanagi, and H. Osone, “A 4-channel 1.25–10.3 Gb/s backplane transceiver macro with 35 dB equalizer and sign-based zero-forcing adaptive control,” IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3547–3559, Dec. 2009.
[60]J. Han, N. Sutardja, Y. Lu, and E. Alon, “Design technique for a 60-Gb/s 288-mW NRZ transceiver with adaptive equalization and baud-rate clock and data recovery in 65-nm CMOS technology,” IEEE J. Solid-State Circuits, vol. 52, no. 12, pp. 3474–3485, Dec. 2017.
[61]Z.-H. Hong, Y.-C. Liu, and W.-Z. Chen, “A 3.12 pJ/bit, 19–27 Gbps receiver with 2-tap DFE embedded clock and data recovery,” IEEE J. Solid-State Circuits, vol. 50, no. 11, pp. 2625–2634, Nov. 2015.
[62]Y.-H. Kim, Y.-J. Kim, T.-H. Lee, and L.-S. Kim, “An 11.5 Gb/s 1/4th baud-rate CTLE and two-tap DFE with boosted high frequency gain in 110-nm CMOS,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 23, no. 3, pp. 588–592, Mar. 2015.
[63]S. Shahramian, B. Dehlaghi, and A. C. Carusone, “Edge-based adaptation for a 1 IIR + 1 discrete-time tap DFE converging in 5 μs,” IEEE J. Solid-State Circuits, vol. 51, no. 12, pp. 3192–3203, Dec. 2016.
[64]K. Lee et al., “An adaptive offset cancellation scheme and shared-summer adaptive DFE for 0.068 pJ/b/dB 1.62-to-10 Gb/s low-power receiver in 40 nm CMOS,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 68, no. 2, pp. 622–626, Feb. 2021.
[65]M. H. Perrott et al., “A 2.5-Gb/s multi-rate 0.25-μm CMOS clock and data recovery circuit utilizing a hybrid analog/digital loop filter and all-digital referenceless frequency acquisition,” IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2930–2944, Dec. 2006.
[66]J. Lee, K. S. Kundert, and B. Razavi, “Analysis and modeling of bang-bang clock and data recovery circuits,” IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1571–1580, Sep. 2004.
[67]M. Verbeke, P. Rombouts, A. Vyncke, and G. Torfs, “Influence of jitter on limit cycles in bang-bang clock and data recovery circuits,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 62, no. 6, pp. 1463–1471, Jun. 2015.
[68]Z. Shu et al., “A 5–13.5 Gb/s multistandard receiver with high jitter tolerance digital CDR in 40-nm CMOS process,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 67, no. 10, pp. 3378–3388, Oct. 2020.
[69]W. Yin, R. Inti, A. Elshazly, M. Talegaonkar, B. Young, and P. K. Hanumolu, “A TDC-less 7 mW 2.5 Gb/s digital CDR with linear loop dynamics and offset-free data recovery,” IEEE J. Solid-State Circuits, vol. 46, no. 12, pp. 3163–3173, Dec. 2011.
[70]S.-I. Liu and C.-Y. Yang, Phase-Locked Loop, Taichung City, Taiwan: Tsanghai, 2008.
[71]R. C. Walker, “Designing bang-bang PLLs for clock and data recovery in serial data transmission systems,” in Phase-Locking in High-Performance Systems: From Devices to Architectures, B. Razavi, Ed., New York, NY, USA: Wiley, 2003, pp. 34–35.
[72]J. D. H. Alexander, “Clock recovery from random binary signals,” Electron. Lett., vol. 11, no. 22, pp. 541–542, Oct. 1975.
[73]F. N. U. Juanda, W. Shu, and J. S. Chang, “A 10-GS/s 4-bit single-core digital-to-analog converter for cognitive ultrawidebands,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 64, no. 1, pp. 16–20, Jan. 2017.
[74]J. G. Maneatis, “Low-jitter process-independent DLL and PLL based on self-biased techniques,” IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1723–1732, Nov. 1996.
[75]K.-H. Cheng, Y.-C. Tsai, Y.-L. Lo, and J.-S. Huang, “A 0.5-V 0.4–2.24-GHz inductorless phase-locked loop in a system-on-chip,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 5, pp. 849–859, May 2011.
[76]J.-W. Moon, K.-C. Choi, and W.-Y. Choi, “A 0.4-V 90 ~ 350-MHz PLL with an active loop-filter charge pump,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 61, no. 5, pp. 319–323, May 2014.
[77]G. Shu et al., “A reference-less clock and data recovery circuit using phase-rotating phase-locked loop,” IEEE J. Solid-State Circuits, vol. 49, no. 4, pp. 1036–1047, Apr. 2014.
[78]T. Lee, Y.-H. Kim, and L.-S. Kim, “A 5-Gb/s digital clock and data recovery circuit with reduced DCO supply noise sensitivity utilizing coupling network,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 25, no. 1, pp. 380–384, Jan. 2017.
[79]C. Yu, E. Sa, S. Jin, H. Park, J. Shih, and J. Burm, “A 6.5–12.5-Gb/s half-rate single-loop all-digital referenceless CDR in 28-nm CMOS,” IEEE J. Solid-State Circuits, vol. 55, no. 10, pp. 2831–2841, Oct. 2020.
[80]S.-C. Chang and S.-I. Liu, “A 5-Gb/s adaptive digital CDR circuit with SSC capability and enhanced high-frequency jitter tolerance,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 68, no. 1, pp. 161–165, Jan. 2021.
[81]Y.-S. Yao, C.-C. Huang, and S.-I. Liu, “A jitter-tolerance-enhanced digital CDR circuit using background loop gain controller,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 68, no. 6, pp. 1837–1841, Jun. 2021.
[82]D.-H. Kwon, Y.-S. Park, and W.-Y. Choi, “A clock and data recovery circuit with programmable multi-level phase detector characteristics and a built-in jitter monitor,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 62, no. 6, pp. 1472–1480, Jun. 2015.
[83]R. Nonis, W. Grollitsch, T. Santa, D. Cherniak, N. D. Dalt, “A 2.4psrms-jitter digital PLL with multi-output bang-bang phase detector and phase-interpolator-based fractional-N divider,” in ISSCC Dig. Tech. Papers, Feb. 2013, pp.356–357. |