一個操作在2.4GHz且可調整頻寬的次取樣鎖相迴路

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：100

、訪客IP：3.147.77.245

姓名

盧玟廷(Wen-Ting Lu) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

一個操作在2.4GHz且可調整頻寬的次取樣鎖相迴路
(A 2.4 GHz Sub-Sampling Phase-Locked Loop with Bandwidth Adjustment)

相關論文

★ 一種應用於觸控液晶顯示器的新型嵌入式開關	★ 多重相位之延遲鎖定迴路倍頻器設計與分析
★ 2.5Gbps串列收發器設計	★ 具低抖動與可適應式頻寬之自我偏壓鎖相迴路設計
★ 應用於串列傳輸之2.5GB/s CMOS 超取樣資料回復電路	★ 全數位任意責任週期之同步映射延遲電路
★ 全數位式互補金屬氧化半導自我取樣延遲線電路用於時脈抖動量測	★ 500MHz,30個相位輸出之鎖相迴路應用於三倍超取樣時脈回復系統
★ 設計於90奈米製程輸出頻率為100MHz-1GHz之具可適應性頻寬鎖相迴路	★ 高解析度可變動責任週期之同步複製延遲電路
★ 奈米CMOS晶片內序列傳輸之接收器	★ 奈米CMOS晶片內序列傳輸之送器
★ 基於鎖相迴路之多重相位脈波產生器	★ 低能量時脈儲存元件之分析、設計與量測
★ 具有預先增強器之Gbps串列連結傳送器及全數位超取樣資料回復器	★ 應用於10Gbps晶片系統傳輸鏈之低抖動自我校準鎖相迴路設計

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

至系統瀏覽論文 (2027-7-31以後開放)

摘要(中)

時脈產生器設計的考量項目圍繞在效能、功耗與面積上。使用LC振盪器的時脈產生器具有良好的相位雜訊表現，但需要較大的面積，而使用環型振盪器的時脈產生器其相位雜訊表現較差，但所需的面積較少。本論文欲達到擁有較小的面積的目標，故採用環型振盪器做為鎖相迴路的高頻時脈來源。為了抑制環型振盪器的相位雜訊，將透過加大頻寬來改善其表現。
傳統的鎖相迴路在加大頻寬的同時也意味著頻寬內相位雜訊的增加，所以加大頻寬對整體的相位雜訊改善有限。而次取樣鎖相迴路藉由次取樣技巧降低頻寬內的相位雜訊，因此加大頻寬對整體的相位雜訊改善較大。
本論文提出一個使用調整次取樣相位偵測器與充電幫浦的增益，藉此改變頻寬的次取樣鎖相迴路，透過調整增益得到抖動、相位雜訊與參考突波的最佳值。使用TSMC 90 nm 1P9M之CMOS製程實現，電路操作電壓為1 V，輸出頻率為2.4 GHz，功率消耗為3.05 mW。在次取樣充電幫浦增益最大的狀況下，方均根抖動為2.39 ps，相位雜訊在1 MHz的位置為 -103.9 dBc/Hz，晶片面積為0.80 mm2，其中核心電路面積為0.018 mm2。

摘要(英)

The design of clock generator is focus on its performance, power consumption, and area. The oscillator is the high frequency clock source of the phase-locked-loop (PLL), which dominate the performance. The LC tank oscillator have better phase noise than the ring oscillator but its area large too. The thesis adopts the ring oscillator-based PLL to achieve the aim of small area. Increasing the bandwidth so as to suppress the phase noise of the ring oscillator.
The typical PLL extend its bandwidth means increase its in-band noise too. As the results, extend the bandwidth of the typical PLL is minuscule to suppress the phase noise overall. However, the sub-sampling PLL have decrease its in-band noise by sub-sampling technique. Thus, extend the bandwidth of sub-sampling PLL (SSPLL) have improve the performance of phase noise.
The thesis implements a SSPLL that achieves the bandwidth change by adjusting the gain of the sub-sampling phase detector and charge pump. By adjusting the gain, the optimal value of jitter, phase noise and reference spur can be tradeoff. The chip implemented by TSMC 90 nm 1P9M CMOS process. The supply voltage is 1V of this chip, which has 2.4 GHz output frequency, and power consumption 3.05 mW. Under the condition of maximum sub-sampling charge pump gain, the rms jitter is 2.39 ps, the phase noise is -103.9 dBc/Hz at 1 MHz. The die area is 0.80 mm2 and which the active core area is 0.018 mm2.

關鍵字(中)

★ 次取樣鎖相迴路

關鍵字(英)

★ Sub-Sampling Phase-Locked Loop

論文目次

摘要 i
Abstract ii
誌謝 iii
目錄 iv
圖目錄 vi
表目錄 x
第1章緒論 1
1.1 研究動機 1
1.2 章節簡介 1
第2章電荷幫浦鎖相迴路與次取樣鎖相迴路 3
2.1 電荷幫浦鎖相迴路介紹與分析 3
2.1.1 相位頻率偵測器 4
2.1.2 電荷幫浦 5
2.1.3 迴路濾波器 6
2.1.4 電壓控制振盪器 6
2.1.5 除頻器 8
2.2 電荷幫浦鎖相迴路系統分析 8
2.3 次取樣鎖相迴路介紹與分析 11
2.3.1 次取樣相位偵測器與充電幫浦 12
2.3.2 脈衝器 13
2.4 次取樣鎖相迴路系統分析 14
2.5 鎖相迴路與次取樣鎖相迴路雜訊分析 15
2.6 討論與比較 18
第3章一個操作在2.4 GHz且可調整頻寬的次取樣鎖相迴路設計與實現 21
3.1 鎖頻迴路 22
3.1.1 相位頻率偵測器 22
3.1.2 死區產生器 23
3.1.3 低通濾波器 25
3.1.4 電荷幫浦 26
3.1.5 電壓控制振盪器 28
3.1.6 除頻器 30
3.2 次取樣鎖相迴路 31
3.2.1 次取樣相位偵測器 31
3.2.2 充電幫浦 32
3.2.3 脈波產生器 33
3.3 模擬結果 34
第4章晶片佈局與量測考量 40
4.1 晶片佈局 40
4.2 腳位說明 41
4.3 量測考量 42
第5章結論 46
5.1 規格比較 46
5.2 結論 48
5.3 未來發展 48
參考文獻 50

參考文獻

[1] M. -S. Choo, H. -G. Ko, S. -Y. Cho, K. Lee and D. -K. Jeong, "An Optimum Injection-Timing Tracking Loop for 5-GHz, 1.13-mW/GHz RO-Based Injection-Locked PLL With 152-fs Integrated Jitter," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 65, no. 12, pp. 1819-1823, Dec. 2018.
[2] Y. Lee, T. Seong, S. Yoo and J. Choi, "A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop Filter PLL Using a Fast Phase-Error Correction Technique," IEEE Journal of Solid-State Circuits, vol. 53, no. 4, pp. 1192-1202, Apr. 2018.
[3] S. Hao, T. Hu and Q. J. Gu, "A CMOS Phase Noise Filter With Passive Delay Line and PD/CP-Based Frequency Discriminator," IEEE Transactions on Microwave Theory and Techniques, vol. 65, no. 11, pp. 4154-4164, Nov. 2017.
[4] S. S. Nagam and P. R. Kinget, "A Low-Jitter Ring-Oscillator Phase-Locked Loop Using Feedforward Noise Cancellation With a Sub-Sampling Phase Detector," IEEE Journal of Solid-State Circuits, vol. 53, no. 3, pp. 703-714, Mar 2018.
[5] H. -H. Ting and T. -C. Lee, "A 5.25GHz Subsampling PLL with a VCO-Phase-Noise Suppression Technique," IEEE International Solid- State Circuits Conference (ISSCC), Apr. 2020.
[6] 劉深淵, 楊清淵, 鎖相迴路, 滄海書局, 2006.
[7] 高曜煌, 射頻鎖相迴路IC 設計, 滄海書局, 2005.
[8] X. Gao, E. A. M. Klumperink, M. Bohsali and B. Nauta, "A Low Noise Sub-Sampling PLL in Which Divider Noise is Eliminated and PD/CP Noise is Not Multiplied by N2," IEEE Journal of Solid-State Circuits, vol. 44, no. 12, pp. 3253-3263, Dec. 2009.
[9] X. Gao, E. A. M. Klumperink, P. F. J. Geraedts, and B. Nauta, “Jitter analysis and a benchmarking figure-of-merit for phase-locked loops,” IEEE Transactions on Circuits Systems II: Express Briefs, vol. 56, pp. 117–121, Feb. 2009.
[10] S. Ye, L. Jansson, and I. Galton, “A multiple-crystal interface PLL with VCO realignment to reduce phase noise,” IEEE Journal Solid-State Circuits, vol. 37, no. 12, pp. 1795–1803, Dec. 2002.
[11] Y. C. Qian, Y. Y. Chao and S. I. Liu, "A Low-Jitter Sub-Sampling PLL With a Sub-Sampling DLL," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 69, no. 2, pp. 269-273, Feb. 2022.
[12] Y. Dong, C. C. Boon, K. Yang and Z. Liu, "A 2-GHz Dual-Path Sub-Sampling PLL with Ring VCO Phase Noise Suppression," IEEE Custom Integrated Circuits Conference(CICC), pp. 1-2, Apr. 2022.
[13] L. Kong and B. Razavi, "A 2.4 GHz 4 mW Integer-N Inductorless RF Synthesizer," IEEE Journal of Solid-State Circuits, vol. 51, no. 3, pp. 626-635, Mar. 2016.
[14] 黃大祐, “具共用方塊無偏移技術之2.4 GHz類比式雙迴路校正倍頻延遲鎖相迴路,” 碩士論文, 國立中央大學, 2021.
[15] X. Gao, E. A. M. Klumperink, G. Socci, M. Bohsali and B. Nauta, "Spur Reduction Techniques for Phase-Locked Loops Exploiting A Sub-Sampling Phase Detector," IEEE Journal of Solid-State Circuits, vol. 45, no. 9, pp. 1809-1821, Sep. 2010.
[16] 柯祐諺, “具資料獨立相位追蹤補償技術之20 Gb/s 半速率四階脈波振幅調變時脈與資料回復電路,” 碩士論文, 國立中央大學, 2021.
[17] 楊育銜, “應用於SATA III之 6 GHz 展頻時脈迴路,” 碩士論文, 國立中央大學, 2019.
[18] M. -H. Chou and S. -I. Liu, "A 2.4-GHz Area-Efficient and Fast-Locking Subharmonically Injection-Locked Type-I PLL," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 28, no. 11, pp. 2474-2478, Nov. 2020.
[19] 徐延慶, “具頻寬校正機制之寬頻三倍頻鎖相迴路設計,” 碩士論文, 國立中央大學, 2016.
[20] S. S. Nagam and P. R. Kinget, "A −236.3dB FoM sub-sampling low-jitter supply-robust ring-oscillator PLL for clocking applications with feed-forward noise-cancellation,"IEEE Custom Integrated Circuits Conference (CICC), May 2018.
[21] W. Bae, "State-of-the-Art Circuit Techniques for Low-Jitter Phase-Locked Loops: Advanced Performance Benchmark FOM Based on an Extensive Survey," IEEE International Symposium on Circuits and Systems (ISCAS), May 2021.
[22] Z. Huang, B. Jiang and H. C. Luong, "A 2.1-GHz Third-Order Cascaded PLL With Sub-Sampling DLL and Clock-Skew-Sampling Phase Detector," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 65, no. 7, pp. 2118-2126, Jul. 2018.
[23] Y. -R. Lu, S. -I. Liu, Y. -C, Yang, H. -C, Kang, C. -L, Chen, K. -U, Chan, and Y. -H, Lin, "A 2.4–3.0GHz Process-Tolerant Sub-Sampling PLL With Loop Bandwidth Calibration," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 68, no. 3, pp. 873-877, Mar. 2021.
[24] D. Cai, J. Ren, W. Li, N. Li, H. Yu, and K. S. Yeo, "A Dividerless PLL With Low Power and Low Reference Spur by Aperture-Phase Detector and Phase-to-Analog Converter," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 60, no. 1, pp. 37-50, Jan. 2013.

指導教授

鄭國興(Kuo-Hsing Cheng)

審核日期

2022-9-22

推文