適用於VDSL離散多頻調變同步技術之數位信號處理器解決方案

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：32

、訪客IP：18.188.223.120

姓名

蔡孟宏(Meng-Hung Tsai) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

適用於VDSL離散多頻調變同步技術之數位信號處理器解決方案
(DSP Processor Approaches for The Synchronization Loop in DMT-Based VDSL)

相關論文

★ 低雜訊輸出緩衝器設計及USB2實體層的傳收器製作	★ 低雜訊輸出緩衝器設計及USB2實體層的時脈回復器製作
★ 應用於通訊系統的內嵌式數位訊號處理器架構	★ 應用於數位儲存示波器之100MHz CMOS 寬頻放大器電路設計
★ 具有QAM/VSB模式的載波及時序回復之數位積體電路設計	★ 應用於通訊系統中數位信號處理器之模組設計
★ 應用於藍芽系統之CMOS射頻前端電路設計	★ 具有QAM/VSB 模式之多重組態可適應性等化器的設計與實現
★ 適用於高速通訊系統之可規劃多模式里德所羅門編解碼模組	★ 應用於橢圓曲線密碼系統之低複雜性有限場乘法器設計
★ 適用於通訊系統之內嵌式數位訊號處理器	★ 雷射二極體驅動電路
★ 適用於通訊系統的內嵌式數位信號模組設計	★ 適用在通訊應用之可參數化內嵌式數位信號處理器核心
★ 一個高速╱低複雜度旋轉方法的統一設計架構：角度量化的觀點	★ 5Gbps預先增強器之串列連結傳收機

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

本論文依據超高速數位用戶迴路 (VDSL) 的標準，針對離散多音調 (DMT) 調變的原理與規格加以討論，並專注於同步迴路中快速富利葉轉換 (FFT) 、符元 (Symbol) 同步、取樣 (Sample) 同步三個模組在數位信號處理器上的實現。經分析比較各種常用的演算法後，採用Radix-2演算法做快速富利葉轉換、運用最大相似 (Maximum likelihood) 原理做符元同步，和利用純數位 (All digital) 方式做取樣同步，最後透過一個可參數化的數位信號處理器 (NCU_DSP) 分析運算複雜度，評估結果發現整個同步迴路須使用約24顆NCU_DSP來實現，且若快速富利葉轉換以全客戶式晶片 (ASIC) 實現，則須使用6顆NCU_DSP。
其中關於內部字元長度 (Internal word length) 問題，本論文亦提出一個有效率解決的方法。它的主要概念是藉由一個和輸入信號相關的補償向量，來省去標準乘法器中非必要的運算。我們將此乘法器命名為低錯誤可縮減位元長度式乘法器，並將其設計成一個可參數化模組，它可以依據設計者給定的位元數，自動產生系統模擬用的C語言碼和硬體設計用的可合成Verilog碼。最後我們成功地將它應用於有線電視傳收器中的波形調整濾波器 (Pulse-shaping filter)，在設計結果和一般計算後刪除方法 (Post truncation) 比較下，發現有50.04%的硬體和33.82%的計算時間被節省下來。

摘要(英)

This thesis first discusses the principles and specifications of the DMT technique according to the drafts of the Very high-speed Digital Subscriber Lines (VDSL) standards. We focus on the implementations of the fast Fourier transform (FFT), the symbol synchronization, and the sample synchronization in the synchronization loop using DSP processor approach. After comparing various algorithms, Radix-2 algorithm is used to do the fast Fourier transform, Maximum Likelihood method is used to do the symbol synchronization, and all digital structure is used to do the sample synchronization. The complexity is analyzed with the parameterized digital signal processor (NCU_DSP). The evaluated result concludes that we need about 24 NCU_DSP processors to realize the synchronization loop and 6 NCU_DSP processors if FFT is implemented by ASIC.
This thesis also proposes one novel method to solve the errors occurred in the reduced-width multiplier. The main concept of the method is to use an input-number-dependent compensation vector to replace the unnecessary computations in the standard multipliers. The module generator of our proposed method (reduced-width multipliers) is developed. It can automatically generate the C code for the system simulation and the synthesizable Verilog code for the hardware design. The proposal is also successfully applied in pulse-shaping filters of a QAM mode CATV transceiver. The comparison result shows that 50.04% of the hardware area and 33.82% of the critical path delay can be saved while comparing with the post truncation method.

關鍵字(中)

★ 離散多頻調變
★ 同步
★ 數位信號處理

關鍵字(英)

★ DMT
★ Synchronization
★ DSP

論文目次

CHAPTER 1 INTRODUCTION 1
1.1. MOTIVATION 1
1.2. VDSL SYSTEM OVERVIEW 2
1.2.1. Key VDSL System Requirements 2
1.2.2. DMT v.s. CAP/QAM 4
1.3. THESIS ORGANIZATION 6
CHAPTER 2 PRINCIPLES AND SPECIFICATIONS IN A DMT-BASED VDSL TRANSCEIVER 7
2.1. SCRAMBLER 7
2.2. FORWARD ERROR CORRECTION 9
2.3. INTERLEAVING 10
2.4. MULTI-CARRIER MODULATION 11
2.4.1. The Specifications [14] 11
2.4.2. Mathematical Descriptions 12
2.5. CYCLIC EXTENSION 14
CHAPTER 3 ALGORITHMS AND ARCHITECTURES IN DMT-BASED VDSL MODEMS 16
3.1 MODULATION/DE-MODULATION 16
3.1.1 The FFT Algorithms 17
3.1.2 Implementation of FFT Algorithms 18
3.1 SYNCHRONIZATION 19
3.1.1 DMT Symbol Synchronization 20
3.1.2 Sampling Clock Synchronization 22
3.2 EQUALIZATION 25
3.2.1 The Conventional Structure 25
3.2.2 Per Tone Equalization 26
CHAPTER 4 PROGRAMMABLE SYNCHRONIZATIONS SOLUTIONS WITH NCU_DSP 28
4.1 NCU_DSP OVERVIEW 29
4.1.1 The Basic Structure 30
4.1.2 The Features 31
4.2 THE SYNCHRONIZATION LOOP 32
4.2.1 Fast Fourier Transform 33
4.2.2 Boundary Estimator 36
4.2.3 Interpolator 38
4.2.4 Timing Error Detector 42
4.2.5 Loop Filter & Timing Controller 44
4.2.6 Conclusion 46
CHAPTER 5 LOW-ERROR REDUCED-WIDTH MULTIPLIERS FOR DIGITAL SIGNAL PROCESSING 48
5.1 BAUGH-WOOLEY ARRAY MULTIPLIERS 50
5.1.1 Derivation of Compensation Vector 50
5.1.2 Implementation and Comparison 55
5.2 BOOTH MULTIPLIERS 57
5.2.1 Parallel Booth Multiplier 57
5.2.2 Derivation of Compensation Vector 59
5.2.3 Implementation and Comparison 60
5.3 APPLICATIONS 61
CHAPTER 6 CONCLUSIONS AND FUTURE WORK 64
REFERENCE 66

參考文獻

[1]VDSL Alliance (www.VDSLAlliance.com)
[2]ANSI T1E1.4/94-007R6, “Asymmetric Digital Subscriber Line (ADSL) metaliic interface specification,” Sep. 1994.
[3]C. C. Chang, M. T. Shieu, C. K. Wang, “ A VLSI architecture of DMT based transceiver for VDSL system,” IEEE APASIC, pp. 363-366, 2002.
[4]C. C. Chang, M. S. Wang, T. D. Chiueh, “Design of a dmt-based baseband transceiver for very-righ-speed digital subscriber lines,” IEEE APASIC, pp. 367-370, 2002.
[5]B. R. Wiese and J. S. Chow, “Programmable implementations of xDSL transceiver systems,” IEEE Communications Magazine, Vol.38, pp. 114-119, May 2000.
[6]ANSI T1E1.4/2001-009R2, “Very-high bit-rate Digital Subscriber Lines (VDSL) metallic interface, part 1: Functional requirements and common specification,” Aug. 2001.
[7]ETSI TS 101 270-1 (V1.2.1), “Transmission and multiplexing (TM); access transmission systems on metallic access cables; Very high speed Digital Subscriber Lines (VDSL); part 1: functional requirements,” Oct. 1999.
[8]K. S. Jacobsen, “VDSL: The next step in the DSL progression,” Texas Instruments, Aug. 1999.
[9]D. J. Rauschmayer, “ADSL/VDSL principles- a practical and precise study of Asymmetric Digital Subscriber Lines and Very high speed Digital Subscriber Lines,” Macmillan Technical Publishing, USA, 1999.
[10]G. J. Reesor, “10 reasons to choose DMT for VDSL designs,” CommsDesign, May 2002. (www.commsdesign.com/story/OEG20020514s0009)
[11]B. R. Saltzberg, “Comparison of single-carrier and multitone digital modulation for ADSL applications,” IEEE Communications Magazine, Vol. 36, pp. 114-121, Nov. 1998.
[12]J. Cioffi, “Proposal for study of dynamic spectrum balancing for the evolving nnbundling architecture of DSL,” T1E1.4/2001-090, Feb. 2001.
[13]ETSI TS 101 270-2 (V1.1.1), “Transmission and multiplexing (TM); access transmission systems on metallic access cables; Very high speed Digital Subscriber Lines (VDSL); part 2: transceiver specification,” Feb. 2001.
[14]ANSI T1E1.4/2000-013R3, “Very-high bit-rate Digital Subscriber Lines (VDSL) metallic interface, part 3: technical specification of a multi-carrier modulation transceiver,” Nov. 2000.
[15]D. Matiæ, “OFDM as a possible modulation technique for multimedia applications in the range of mm waves,” TUD-TVS, Oct. 1998.
[16]S. Lin and D. J. Costello Jr., “Error control coding: fundamentals and applications,” Prentice Hall, New Jersey, 1983.
[17]S. A. Hanna, “Convolutional interleaving for digital radio communications,” International Conf. on Personal Communications, Vol. 1, pp. 443-447, 1993.
[18]J. G. Proakis, D. G. Manolakis, “Digital signal processing – principles, algorithms, and applications,” Prentice Hall, 1996.
[19]L. Jia, Y. Gao, J. Isoaho, and H. Tenhunen, “A new VLSI-oriented FFT algorithm and implementation,” IEEE ASIC Conference, pp. 337-341, 1998.
[20]A. Y. Wu, T. S. Chan, and B Wang, “A fast algorithm for reduced-complexity programmable DSP implementation of the IFFT/FFT in DMT systems,” IEEE GLOBECOM 1998, Vol. 2 , pp. 833-838, 1998.
[21]A. Y. Wu and T. S. Chan, “Computationally efficient fast algorithm and architecture for the IFFT/FFT in DMT/OFDM systems,” IEEE SIPS 98, pp. 356-365, 1998.
[22]A. Y. Wu and T. S. Chan, “Cost-efficient parallel lattice VLSI architecture for the IFFT/FFT in DMT transceiver technology,” IEEE International Conference on ASSIP, Vol. 6, pp. 3517-3520, 1998.
[23]T. Pollet and M. Peeters, " Synchronisation with DMT modulation," IEEE Communication Magazine, Vol. 37, pp.80-96, April 1996.
[24]C. C. Chang, “Design and implementation of a baseband receiver for VDSL system,” M.S. Thesis, National Taiwan University, 2002.
[25]T. Pollet, M. Peeters, M. Monnen, and L. Vandendorpe, " Equalization for DMT based broadband modems," IEEE Communication Magazine, Vol. 38, pp. 106-113, May 2000
[26]K. Van Acker, G. Leus, M. Moonen, O. van de Wiel, and T. Pollet, “Per tone equalization for DMT-based systems,” IEEE Transactions on Communications, Vol. 49, pp. 109-119, Jan. 2001.
[27]K. Van Acker, G. Leus, M. Moonen, and T. Pollet, “Frequency domain equalization with tone grouping in DMT/ADSL-receivers,” Proc. Asilomar Conf. Sig., Sys. and Comp., Pacific Grove, CA, pp. 24-27, Oct. 1999.
[28]A. Lakhzouri, M. Renfors, "Signal processor implementation of DMT based VDSL modems," IEEE International Conf. on ASSP, Vol. 4, pp. 2349-2352, 2001.
[29]A. Lakhzouri, M. Renfors, "DMT based VDSL modem implementation using TMS320C64x," Sixth IEEE Symposium on Computers and Comm., pp. 610-614, 2001.
[30]S. J. Jou, H. P. Lee, Y. T. Chen, M. H. Tan, Y. L. Tsao, “An embedded DSP core for wireless communication,” IEEE International Symposium on Circuits and Systems, Vol. 4, pp. 524 –527, 2002.
[31]M. H. Tsai, Y. T. Chen, W. S. Cheng, J. X. Teng, S. J. Jou, ”Sub-word and reduced-width booth multipliers for dsp applications,” IEEE International Symposium on Circuits and Systems, Vol. 3 , pp. 575 –578, 2002.
[32]www.hunteng.co.uk, “Fourier Transforms”
[33]F. M. Gardner, “Interpolation in digital modems – part I: fundamentals,” IEEE Transactions on Comm, Vol. 41, pp. 501-507, Mar. 1993.
[34]L. Erup, F. M. Gardner, R. A. Harris, “Interpolation in digital modems – part II: implementation and performance,” IEEE Transactions on Comm, Vol. 41, pp. 998-1008, June 1993.
[35]E. Martos-Naya, J. Lopez-Fernandez, L. D. del Rio, M. C. Aguayo-Torres, J. T. E. Munoz, “Optimized interpolator filters for timing error correction in DMT systems for xDSL applications,” IEEE Journal on Comm., Vol. 19, pp. 2477-2485, Dec. 2001.
[36]S. S. Kidambi, F. El-Guibaly, A. Antoniou, “Area-efficient multipliers for digital signal processing applications,” IEEE Trans. on Circuits Syst. II, Vol. 43, No. 2, pp.90–95, Feb. 1996.
[37]J. M. Jou and S. R. Kuang, “Design of low-error fixed-width multipliers for DSP applications,” Electronics Letters, Vol.33, No.19, pp.1597-1598, Sept. 1997.
[38]J. M. Jou, S. R. Kuang, R. D. Chen, “Design of low-error fixed-width multipliers for DSP applications,” IEEE Trans. on Circuits Syst. II, Vol. 46, No.6, pp.836–842, June 1999.
[39]S. J. Jou and H. H. Wang, “Fixed-width multiplier for DSP application,” IEEE International Symposium on Computer Design, pp318-322, Sept. 2000.
[40]L. D. Van, S. S. Wang, W. S. Feng, ”Design of the lower error fixed-width multiplier and its application,” IEEE Trans. Circuits Syst. II, Vol. 47, No.10, pp.836–842, Oct. 2000.
[41]S. S. Wang, “Module design of DSP core for communication system,” M.S. Thesis, National Central University, Taiwan, 2000.
[42]K. Huang, “Computer arithmetic - principles, architecture and design,” New York, John Wiley & Sons Inc., 1979.
[43]D.C. Montgomery, E.A Peak, “Introduction to linear regression analysis,” New York, John Wiley & Sons. Inc., 1982.
[44]E. de Angel and E.E. Swartzlander, ”Low power parallel multipliers,” VLSI Signal Processing, IX, pp.199-208, 1996.
[45]H. Y. Lin, “Implementation of QAM/VSB mode carrier recovery and timing recovery,” M.S. Thesis, National Central University, Taiwan, 2000.

指導教授

周世傑(Shyh-Jye Jou)

審核日期

2002-10-9

推文