2.5Gbps CMOS串列式傳輸收發器設計

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：55

、訪客IP：3.149.234.78

姓名

翁盟智(Meng-Tzer Wong) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

2.5Gbps CMOS串列式傳輸收發器設計
(A 2.5Gbps CMOS Serial Link Transceiver Design)

相關論文

★ 2.5Gbps光纖收發機設計	★ 一個2V 5GHz CMOS非整數頻率合成器與和差調變器設計
★ 適用於GHz頻段頻率合成器之CMOS電路技術	★ 一個3.3V、8位元、每秒150百萬次取樣CMOS 類比數位轉換器
★ 一個1.8V，10GHz CMOS之頻率合成器	★ 適用於OC-192收發機之頻率合成器和時脈與資料回復電路
★ 適用於中頻接收端的類比前級電路設計	★ 一個1.8V CMOS OC-192傳送器
★ 1.8V 10Gbps 光纖前級接收端電路設計	★ 1.8V 10 Gbps CMOS 串列式發射器及內建式自我測試電路

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

隨著網際網路資料傳輸速度的與日遽增，低成本高速串列式傳輸技術亦隨之蓬勃發展。串列式收發器的應用相當廣，可應用在光纖網路、萬用串列匯流排(USB)、IEEE-1394、TMDS等系統。傳統上，收發器多使用昂貴的砷化鎵製程，今日，數十億赫茲的射頻積體電路已經成功地使用深次微米CMOS和BicMOS製程實現出來。為了降低製程元件成本，本論文探討使用0.35微米矽製程來實現收發器之相關電路設計技術，其具體目的在達成每秒2.5十億位元(2.5Gbps)的串列式收發器電路。
在傳送端方面，本論文提出一個2伏、每秒2.5十億位元(2.5Gbps)的CMOS資料串列傳輸器。藉由一個低抖動和八個相位的鎖相迴路對多工器做時間區分，可將平行的資料轉換成串列的訊號。本論文提出一個可預先充電的多工器，用以減少多工器造成的抖動。
在接收端方面，本論文提出一個使用3倍超取樣技術的資料回復器，其功能是將串列的訊號轉換回平行的資料。藉由鎖相迴路和內插器產生的相位，可對串列訊號做3倍取樣，此資料回復器不僅可決定出最佳的取樣點、亦可找到資料的起始位置，還可以處理頻率偏移的問題。本論文在內插器裡用了平均的技巧，可以產生更精準的相位分佈，而在決定最佳取樣點方面，則使用電流控制數位類比轉換器(current-steering DAC)的架構來減小設計的複雜度、整體面積以及延遲的時間。
在傳送端，其最大的轉換速率超過每秒312.5百萬位元組(312.5Mbytes/s)，並且可達到2.5十億位元(2.5Gbps)的傳輸速度，經量測的結果，均方根抖動小於6ps，其眼圖符合OC-48的要求，晶片面積為1062微米 * 1020微米。
在接收端，其鎖相迴路的頻率範圍可由80百萬赫茲(80MHz)至450百萬赫茲(450MHz)，輸入串列訊號頻率為每秒2.5十億位元(2.5Gbps)，可輸出八個每秒312.5百萬位元(312.5Mbps)的平行資料，還可處理2.5百萬赫茲(2.5MHz)的頻率偏移，整個核心電路操作在2伏電壓，而輸入及輸出的緩衝器操作在3伏電壓，所有功率消耗約280毫瓦，全部面積約2.9毫米 *2.4毫米。

摘要(英)

In transmitter design, a 2V and 2.5Gbps CMOS data serializer has been proposed. High speed parallel to serial data conversion is achieved by means of time-division multiplexer toggled by a low jitter 8-phases phase-locked loop. This thesis proposes a precharge multiplexer to reduce jitter.
At the receiver side, a 3* oversampling data recovery is described. The utility of data recovery is to convert serial signal back to parallel data. The serial signal is sampled by phases which are generated by a phase-locked loop and interpolators. This data recovery not only finds the optimal sampling points and the start of data, but also handles the problem of frequency offset. This thesis proposes the interpolators with average resistors in order to generate phases more accurately. In finding optimal sampling points, this thesis uses the architecture of current steering digital-to-analog converter. This implementation decreases the complication of circuit design, entire area, and latency.
The transmitter achieves a conversion rate up to 312.5Mbyte/s and a transmission speed of 2.5Gbps. The measured RMS jitter is less than 6ps from a 2.5Gbps data output. The measured eye diagram meets OC-48 transition mask. Die size is 1062um * 1020um.
In the receiver design, the frequency range of phase-locked loop is from 80MHz to 450MHz. The frequency of input serial data is 2.5Gbps, and the frequencies of output 8 parallel data are 312.5Mbps. The latency from input to output is 102.4ns. This data recovery can handle 2.5MHz frequency offset. Core circuits are operated under a 2V supply and input and output buffers are operated under a 3V supply. Total power consumption is about 280mW, and the entire area is about 2.9mm * 2.4mm.

關鍵字(中)

★ 串列
★ 收發器
★ 傳送器
★ 接收器

關鍵字(英)

★ receiver
★ transmitter
★ transceiver
★ serial link

論文目次

Abstract 1
Chapter 1 Introduction 1
1.1 Motivation 1
1.2 Transceiver Architecture 1
1.3 Thesis Organization 4
Chapter 2 Phase-Locked Loop 6
2.1 Introduction 6
2.2 PLL Architecture 7
2.3 PLL Linear Model 7
2.4 PLL Architecture for Transmitter 9
2.4.1 Phase Frequency Detector 9
2.4.2 Charge Pump 10
2.4.3 Loop Filter 11
2.4.4 4-Stage Voltage Controlled Oscillator 12
2.4.5 Divider 15
2.5 Measurement of PLL for transmitter 16
2.6 PLL Architecture for Receiver 19
2.6.1 6-stage Voltage Controlled Oscillator 19
2.6.2 Interpolator 21
Chapter 3 Data Serializer 25
3.1 Introduction 25
3.2 Data Serializer Architecture 25
3.2.1 Data Serializer with Multi-Stage Multiplexers 26
3.2.2 Data Serializer with a N-to-1 Multiplexer 26
3.3 Building Blocks of Data Serializer 27
3.3.1 Parallel-In-Serial-Out Multiplexer 28
3.3.2 Output Buffer 30
3.4 MEASUREMENT RESULT 32
Chapter 4 Jitter Analysis 35
4.1 Introduction 35
4.2 Jitter Analysis in PLL-Based CDR 36
4.3 Jitter Analysis in Oversampling-Based CDR 44
Chapter 5 Clock/Data Recovery 48
5.1 Introduction 48
5.2 Data Recovery Architecture 48
5.2.1 PLL-Based Data Recovery 49
5.2.2 Oversampling-Based Data Recovery 50
5.3 Multiple-Phase Clock Generation 51
5.4 Oversampling Circuit Design 51
5.4.1 Input Buffer Design 52
5.4.2 Preamplifier Design 53
5.4.3 Comparator Design 54
5.4.4 SR-Latch Design 55
5.4.5 Simulation of Oversampling Circuit 56
5.5 Phase Decision 57
5.5.1 Phase Decision Algorithm 57
5.5.2 Phase Decision Architecture 60
5.5.3 Phase Decision with Current-Steering DAC 62
5.6 Preamble Detector 65
5.7 Frequency offset 66
5.7.1 Byte Align Circuit 70
5.7.2 First-In-First-Out Buffer 73
5.8 Layout and Simulated Results 78
5.9 Measurement Considerations 81
Chapter 6 Conclusion & Future Work 83
6.1 Conclusion 83
6.2 Future Work 84
References 85

參考文獻

[1] Roland E. Best, “Phase-Locked Loops: Theory, Design, and Applications”, McGraw-Hill Inc., 2nd ed., 1993.
[2] Won-Hyo Lee, Jun-Dong Cho and Sung-Dae Lee, “ A High Speed and Low Power Phase-Frequency Detector and Charge-Pump,” IEEE Processing of the ASP-DAC, pp. 269-272, vol. 1, 1999.
[3] J. Maneatis and M. Horowitz, “Precise delay generation rising coupled oscillators,” IEEE JSSC, vol. 28, no. 12, pp. 1273-1282, Dec.1993.
[4] J.G. Manteatis, “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques,” IEEE JSSC, vol. 31, pp. 1723-1732, Nov. 1996.
[5] Kyeongho Lee, Sungjoon Kim, Gijung Ahn, Deog-Kyoon Jeong, “A CMOS Serial Link for Fully Duplexed Data Communication,” IEEE JSSC, vol. 30, no. 4, pp. 353-364, Apr. 1995.
[6] Kyeongho Lee, Yeshik Shin, Sungjoon Kim, Deog-Kyoon Jeong, Gyudong Kim, Bruce Kim, and Victor Da Costa, “1.04GBd Low EMI Digital Video Interface System Using Small Swing Serial Link Technique,” IEEE JSSC, vol.33, pp.816-823, May. 1998.
[7] Shinji Hara, Tsuneo Tokumitsu, Toshiaki Tanaka, and Masayoshi Aikawa, “ Broad-Band Monolithic Microwave Active Inductor and Its Application to Miniaturized Wide-Band Amplifiers,” IEEE Trans. Microwave Theory Tech., vol. MTT-36, pp. 1920-1924, Dec.
[8] E. Sackinger and W.C. Fischer, “A 3GHz, 32dB CMOS Limiting Amplifier for SONET OC-48 Receivers,” IEEE ISSCC, Dig. Tech. Papers, pp. 158-159, 2000.
[9] Sunderaraga S.Mohan, Maria del Mar Hershenson, Stephen P. Boyd, and Thomas H. Lee, “ Bandwidth Extension in CMOS with Optimized On-Chip Inductors,” IEEE JSSC, vol. 35, pp. 346-355, Mar. 2000.
[10] Fuji Yang, Jay O’Neill, Patrik Larsson, Dave Inglis, and Joe Othmer, “A 1.5V 86mW/ch 8-Channel 622-3125Mb/s/ch CMOS SerDes Macrocell with Selectable MUX/DEMUX Ratio,” IEEE ISSCC, 2002.
[11] Jafer Savoj and Behzad Razavi, “High-Speed CMOS Circuits for Optical Receivers,” Kluwer Academic Publishers, 2001.
[12] Sam Yinshang Sun, “An Analog PLL-Based Clock and Data Recovery Circuit with High Input Jitter Tolerance,” IEEE JSSC, vol. 24, pp. 325-330, Apr. 1989.
[13] Benoit R. Veillette, and Gordon W. Roberts, “On-Chip Measurement of the Jitter Transfer Function of Charge-Pump Phase-Locked Loops,” IEEE JSSC, vol. 33, pp. 483-491, Mar. 1998.
[14] Seema Butala Anand and Behzad Razavi, “ A CMOS clock Recovery Circuit for 2.5-Gb/s NRZ Data,” IEEE JSSC, vol. 36, pp. 432-439, Mar, 2001.
[15] P. Larsson, “A 2-1600-MHz CMOS Clock Recovery PLL with Low-Vdd Capability,” IEEE JSSC, vol. 34, pp. 1951-1960, Dec. 1999.
[16] Behzad Razavi, “Monolithic Phase-Locked Loops and Clock Recovery Circuits”, pp. 1-39, IEEE Press, 1996.
[17] Ahmed Younis, et al, “ A Low Jitter, Low Power, CMOS 1.25-3.125 Gbps Transceiver,” Proc. of 2001 ESSCIRC, pp 148-151.
[18] C.K. Yang and M.A. Horowitz, “A 0.8-um CMOS 2.5Gb/s Oversampling Receiver and Transmitter for Serial Links,” IEEE JSSC, vol. 31, pp. 2015-2023, Dec. 1996.
[19] Chih-Kong Ken Yang, Ramin Farjad-Rad, Mark A. Horowitz, “ A 0.5-um CMOS 4.0-Gbis/s Serial Link Transceiver with Data Recovery Using Oversampling,” IEEE JSSC, vol. 33, pp. 713-722, May, 1998.
[20] Chih-Kong Ken Yang, “Design of High-Speed Serial Links in CMOS,” Sponsored by Center for intergrated Systems, Sun Microsystems, and LSI Logic Inc, 1998.
[21] Sungjoon Kim, Kyeongho Lee, Deog-Kyoon Jeong, David D. Lee, and Andreas G. Nowatzyk, “ An 800Mbps Multi-channel CMOS Serial Link with 3´ Oversampling,” IEEE CICC, pp.451-454, 1995.
[22] Sungjoon Kim, Kyeongho Lee, Yongsam Moon, Deog-Kyoon Jeong, Yunho Choi, and Hyung Kyu Lim, “A 960-Mb/s/pin Interface for Skew-Tolerant Bus Using Low Jitter PLL,” IEEE JSSC, vol. 32, pp. 691-700, May, 1997.
[23] Muneo Fukaishi, Satoshi Nakamura, akio Tajima, Yasushi Kinoshita, Yoshihiko Suemura, Hisamits Suzuki, Toshiro Itani, Hidenobu Miyamoto, Naoya Henmi, Tohru Yamazaki, and Michio Yotsuyanagi, “A 2.125-Gb/s BiCMOS Fiber Channel Transmitter for Serial Data Communications,” IEEE JSSC, vol. 34, pp. 1325-1329, Sep. 1999.
[24] Kamran Iravani, Farid Saleh, Donald Lee, Patrick Fung, Paul Ta, and Gary Miller, “Clock and Data Recovery for 1.25Gb/s Ethernet Transceiver in 0.35mm CMOS,” IEEE CICC, pp. 261-264, 1999.
[25] M. -J. Edward Lee, William J. Dally, John W. Poulton, Patrick chiang, ad Stephen F. Greenwood, “An 84-mW 4-Gb/s Clock and Data Recovery Circuit for Serial Link Applications,” Symposium on VLSI Circuits Digest of Technical Papers, 2001.
[26] Hormoz Djahanshahi, and C. Andre T. Salama, “Differential CMOS Circuits for 622-MHz/933-MHz Clock and Data Recovery Applications,” IEEE JSSC, vol. 35, pp. 847-855, June, 2000.
[27] Peter H. Baechtold, Michael P. Beakes, and Peter Buchmann, “Single-Chip 622-Mb/s SDH/SONET Framer, Digital Cross-Connect and Add/Drop Multiplexer Solution,” IEEE JSSC, vol. 36, pp. 74-80, Jan. 2001.
[28] Jieh-Tsorng Wu, and Bruce A. Wooley, “A 100-MHz Pipelined CMOS Comparator,” IEEE JSSC, vol. 23, pp. 1379-1385, Dec. 1988.
[29] G. M. Yin, F. Op’t Eynde, and W. Sansen, “A High-Speed CMOS Comparator with 8-b Resolution,” IEEE JSSC, vol. 27, pp. 208-211, Feb. 1992.
[30] Bruno W. Garlepp, Kevin S. Donnelly, Jun Kim, Pak, S. Chau, Jared L. Zerbe, Charles Huang, Chanh V.Tran, clemenz L. Portmann, Donald Stark, Yiu-Fai Chan, Thomas H. Lee, and Mark A. Horowitz, “A portable Digital DLL for High-Speed CMOS Interface Circuits,” IEEE JSSC, vol. 34, pp. 632-642, May. 1999.
[31] Dinesh Somasekhar and Kaushik Roy, “Differential Current Switch Logic: A Low Power DCVS Logic Family,” IEEE JSSC, vol. 31, pp. 981-991, July, 1996.
[32] Yunyoung Choi and Franco Maloberti, “Design of Oversampling Current Steering DAC with 640 MHz Equivalent Clock Frequency,” IEEE, 2002.

指導教授

陳巍仁(Wei-Zen Chen)

審核日期

2002-7-8

推文