![]() |
|
以作者查詢圖書館館藏 、以作者查詢臺灣博碩士 、以作者查詢全國書目 、勘誤回報 、線上人數:51 、訪客IP:3.145.16.123
姓名 李恕成(Shu-Cheng Li) 查詢紙本館藏 畢業系所 機械工程學系 論文名稱 P-M-N 結構對 N-型碳化矽電化學蝕刻速率之影響
(The Influence of P-M-N Structures on the Electrochemical Etching Rate of N-Type Silicon Carbide)相關論文 檔案 [Endnote RIS 格式]
[Bibtex 格式]
[相關文章]
[文章引用]
[完整記錄]
[館藏目錄]
至系統瀏覽論文 ( 永不開放)
摘要(中) 在對於 n 型碳化矽電化學蝕刻時,由於其主要載流子為電子,而陽極氧 化需要電洞才能對 n 型碳化矽進行蝕刻,所以使用 p 型矽形成 pn 接面來輔 助碳化矽的蝕刻。本研究在 pn 接面當中加入銅箔,形成兩個金屬-半導體接 面通過產生蕭特基能障來降低 pn 接面之間的接面電壓使電洞可以快速的移 動到碳化矽表面進行蝕刻,大幅提升蝕刻速度。
本研究使用蝕刻液為氫氟酸(47%):酒精(95%)=1:1 進行混合,使 用 100mA、300mA、500mA 蝕刻 60 分鐘,並使用掃描式電子顯微鏡 (SEM)、高解析雙束型聚焦離子束系統(FIB)、穿透式電子顯微鏡 (TEM)、光致發光光譜儀(PL)對試片進行進一步分析,發現在使用 p+ 矽與銅箔同時輔助蝕刻時,加速蝕刻效果更好,並且加入銅箔對於結構並無 影響。摘要(英) In the electrochemical etching of n-type silicon carbide, because the main
carriers are electrons, and anodic oxidation requires holes to etch n-type silicon carbide, so p-type silicon is used to form a pn junction to assist the etching of silicon carbide.In this study, copper foil is added to the pn junction to form two metal-semiconductor junctions. By creating a Schottky energy barrier to reduce the junction voltage between the pn junctions, the holes can quickly move to the silicon carbide surface for further processing. Etching, greatly increasing the etching speed.
In this study, the etching solution was mixed with hydrofluoric acid (47%): alcohol (95%) = 1:1, etched at 100mA, 300mA, and 500mA for 60 minutes, and scanned electron microscope (SEM), high-resolution dual-beam Focused ion beam system (FIB), transmission electron microscope (TEM), and photoluminescence spectrometer (PL) further analyzed the test piece, and found that when p+ silicon and copper foil are used to assist etching at the same time, the acceleration time is better. , and the addition of copper foil has no effect on the structure.關鍵字(中) ★ pn 接面
★ 蕭特基能障
★ 疏水性鍵合
★ 陽極氧化關鍵字(英) ★ pn junction
★ Schottky energy barrier
★ hydrophobic bonding
★ anodic oxidation論文目次 摘要 ................................................................................................................................................... i
Abstract .......................................................................................................................................... ii 致謝.................................................................................................................................................iii 目錄.................................................................................................................................................iv 第一章 緒論............................................................................................................................... 1
1-1 研究背景............................................................................................................................. 1 1-2 晶圓薄化............................................................................................................................. 1 1-3 研究動機與目的 .............................................................................................................. 2
第二章 原理與文獻回顧.........................................................................................................3
2-1 半導體蝕刻製程 .............................................................................................................. 3 2-1-1 乾式與濕式蝕刻...................................................................................................... 3
2-2 碳化矽蝕刻機制 .............................................................................................................. 6 2-2-1 選擇性蝕刻 ............................................................................................................... 6 2-2-2 碳化矽晶格及電化學原理................................................................................... 6 2-2-3 P-N Junction 原理以及與電化學蝕刻關係 ................................................... 9 2-2-4 蕭特基能障原理以及與電化學蝕刻關係....................................................10 2-2-5 蕭特基能障運用於 p-n 中進行電化學蝕刻...............................................11
第三章 實驗方法與步驟.......................................................................................................12
iv
3-1 碳化矽試片與清洗流程..............................................................................................12 3-2 電化學蝕刻設備介紹 .................................................................................................. 16 3-3 分析儀器介紹.................................................................................................................17 3-4 實驗步驟...........................................................................................................................21
第四章 結果與討論.................................................................................................................24 4-1 有無銅箔蝕刻速率之對比.........................................................................................24 4-2 使用 p+矽有無銅箔蝕刻碳化矽 CFE-SEM 剖面結果 .................................... 32 4-3 使用 p+矽有無銅箔蝕刻碳化矽 CFE-SEM 表面結果 .................................... 36 4-4 使用 p+矽有無銅箔蝕刻碳化矽 TEM 結果.......................................................39 4-5 對有銅箔輔助蝕刻的碳化矽進行EDS分析....................................................42 4-6 使用 p+矽有無銅箔多孔碳化矽光激發光譜....................................................45
第五章 結論與未來展望..................................................................................................... 47 5-1 結論 .................................................................................................................................... 47 5-2 未來展望...........................................................................................................................48
第六章 參考文獻.....................................................................................................................49參考文獻 [1] Acheson, G. ,"Production of artificial crystalline carbonaceous
material" ,美國專利第 492,767 號,1893。
[2] Lely, Jan Anthony. Darstellung von Einkristallen von Silicium Carbid und Beherrschung von Art und Menge der eingebauten Verunreinigungen. Berichte der Deutschen Keramischen Gesellschaft,32: 229–236,1955。
[3] 楊士慶,黃建雄,鄒朝琮,林政諺 “MANUFACTURING PROCESS OF WAFER THINNING” TAIWAN ,TW I588880 B,2017。
[4]. Heinz Gerischer ,“Electrolytic decomposition and photodecomposition of compound semiconductors in contact with electrolytes”,J Vac Sci Technol, Volume 15, Issue 4,1978 July。
[5] C. M. Drum,“Electron Microscopy of Dislocations and Other Defects in Sapphire and in Silicon Carbide, Thinned by Sputtering”,phys. stat. sol. 9, 636 ,1965。
[6] M. Lazar, H. Vang, P. Brosselard, C. Raynaud, P. Cremillieu, J.-L. Leclercq, A. Descamps, S. Scharnholz, D. Planson,“Deep SiC etching with RIE”, Superlattices and Microstructures Volume 40,Issues 4–6, Pages 388-392, 2006。
[7] Yasuhisa Sano, Takehiro Kato, Tsutomu Hori, Kazuya Yamamura,Hidekazu Mimura, Yoshiaki Katsuyama and Kazuto Yamauchi,“Thinning of SiC wafer by plasma chemical vaporization machining”,Materials Science Forum Vols.,645-648, 2010
[8] Steve Pearton, W Lim, Fan Ren and David Norton,,“Wet Chemical Etching of Wide Bandgap Semiconductors- GaN, ZnO and SiC”, ECS Trans,Volume 6, Issue 2,,Pages 501-512,2007。
[9]L. Muelhoff, W. J. Choyke, M. J. Bozack, and J. T. Yates, Jr.,“Comparative electron spectroscopic studies of surface segregation on SiC(0001) and SiC(0001̄)”J. Appl,Phys. 60, 2558 ,1986。
[10] Y. Shishkin, W. J. Choyke, and R. P. Devaty,“Photoelectrochemical etching of n -type 4H silicon carbide”, Journal of Applied Physics 96, 2311,2004。
[11]SiC Materials and Devices, Volume 1. River Edge, NJ, USA: World Scientific,,2006。
[12]J.Lauermann, D. Meissner, R. Memming, R. Reineke, and B. Kastening, Dechema-Monographien Band 124-VCH Verlagsgesellshaft,pp. 617,1991。 [13] Verhaverbeke S, Teerlinck I, Vinckier C, Stevens G, Cartuyvels R, Heyns MM , J Electrochem Soc 141: 2852,1994。
[14] Senthilnathan J, Weng C-C, Tsai W-T, Gogotsi Y, Yoshimura M., “Synthesis of carbon films by electrochemical etching of SiC with hydrofluoric acid in nonaqueous solvents”,Carbon Volume 71,Pages 181-189,May 2014。
[15]Konstantinov AO, Harris CI, Janzen E. ,“Electrical properties and formation mechanism of porous silicon carbide”,Appl Phys Lett, 65(21):2699–701,1994。
[16] Badel, X., Linnros, J., and Kleimann, P.,"Electrochemical etching of n-type silicon based on carrier injection from a back side pn junction.", Electrochemical and Solid State Letters, 6, C79,,2003。
[17] Jian H. Zhao and Kuang Sheng,“SILICON CARBIDE SCHOTTKY BARRIER DIODE”, International Journal of High Speed Electronics and Systems Vol. 15, No. 4,821-866,2005。指導教授 李天錫(Lee, Benjamin Tien-Hsi) 審核日期 2023-6-15 推文 plurk
funp
live
udn
HD
myshare
netvibes
friend
youpush
delicious
baidu
網路書籤 Google bookmarks
del.icio.us
hemidemi
myshare