| 摘要(英) |
In this thesis, we not only propose a set of jitter analysis but also discuss the technique of the odd and even oversampling ratio. First the estimation formulas are obtained by dividing jitter into two types, random and deterministic jitter. Then we modify them to match the actually characteristics of circuits. In designing circuits, the odd oversampling ratio will cause area waste when the ratio is from one to another such as 3x to 5x. Therefore, we discuss the even oversampling ratio in this thesis.
Besides, for verifying the reliability of derived formulas, we also propose a method to check them. Here, we need to do two things before simulation. First thing is to create the transmitted bit pattern with jitter. Second thing is to create synthesizable RTL code from module generator. Then we use design analyzer of synopsys to generate gate level circuits. Finally, the simulation can be done by combining bit pattern with jitter and gate level circuits.
In the development of module generator, overall circuits are parameterized for making design more flexible. Besides, our user interface is based on C language. The verilog code will be generated automatically by users, who input the systematic parameters step by step through the user interface. Due to the regular circuit design, it is easy to implement by cell-based design flow. Therefore, it is very suitable to be a soft silicon intellectual property. Finally, a design example generated by the module generator is implemented in a cell-based design method using the TSMC 0.25um 1P5M cell library. Without preamble circuit, the maximum performance of the design, which the oversampling ratio is given 3, sliding windows is given 3 and the number of bits in a sliding window is given 8, can reach 2.5Gbps. The maximum performance of the design can reach 2.5Gbps and the other examples with various specifications are also listed in Chapter 6. |
| 參考文獻 |
[1] Horowitz, M.; Chih-Kong Ken Yang; Sidiropoulos, S.; “High-speed electrical signaling: overview and limitations, “ Micro, IEEE , Volume: 18 Issue: 1 , Jan.-Feb. 1998 Page(s): 12 –24
[2] B.K. Sen, R.L. Wheeler, “Skin effects models for transmission line structures using generic spice circuit simulators,” IEEE,1998.
[3] Jason Konstas, “Converting Wide, Parallel Data Buses to High Speed Serial Links,” Cypress Semiconductor.
[4] Chih-Kong Ken Yang; Ramin Farjad-Rad; Horowitz, M.A.; ”A 0.5-μm CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling,” Solid-State Circuits, IEEE Journal of , Volume: 33 Issue: 5 , May 1998 Page(s): 713 -722
[5] John M. Khoury and Kadaba R. Lakshmikumar, “High-Speed Serial Transceivers for Data Communication Systems,” Multilink Technology Corp.
[6] Universal Serial Bus specification revision 2.0, Mar. 2000.
[7] IEEE Std 803.2: IEEE standard for 1000Mbps Ethernet.
[8] P1394b Draft Standard for a High Performance Serial Bus(Supplement), P1394b Draft 1.3.1, Oct 15, 2001.
[9] Vichienchom, K., Clements, M., Liu, W., “A 0.6um CMOS 4Gb/s Transceiver with Data Recovery using Oversampling,” Center for Integrated System, Standford University, CA94305.
[10] C.K. Ken Yang and M.A. Horowitz, “A 0.8-/spl mu/m CMOS 2.5 Gb/s oversampling receiver and transmitter for serial links,” IEEE J. Solid-State Circuits, vol.31, No.12, pp.2015-2023, Dec. 1996.
[11] Fiber Channel-Methodologies for jitter Specification, T11.2/Project 1230/Rev 10, June. 1999.
[12] Understanding jitter, WAVECREST Corporation, 2001
[13] Craig Emmerich “Introduction to Jitter,” Product Marketing Engineer, Wavecrest, October 23.
[14] Jitter Specification Made Easy: A Heuristic Discussion of Fibre Channel and Gigabit Ethernet Methods, Rev 0, Feb 6,2001.
[15] C. K. K. Yang, F. R. Ramin and M. A. Horowitz, “A 0.5-/spl mu/m CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling,” IEEE J. Solid-State Circuits, vol.33, No.5, pp.713 –722, May. 1998.
[16] Fiber Channel-Methodologies for jitter Specification, T11.2/Project 1230/Rev 10, June. 1999.
[17] Bill Woodruff, VP, Marketing, October 31,2002, Vello Communications, Inc.
[18] Ziemer Tranter, “Principles of Communications,” John Wiley & Sons
[19] Brian L. Evans and Ms. Serene Banerjee, “http://webct.cc.utexas.edu/,” Dept. of Electrical and Computer Engineering The University of Texas at Austin.
[20] Y.H. Cheng. “Module Generator of Data Recovery Circuits Using Oversampling Technique”
[21] A CMOS High-Speed Data Recovery Circuit Using the Matched Delay Sampling Technique
[22] Shyh-Jye, Chih Hsien Lin, Ten-Hung Chen, “Module Generator of Data Recovery Circuits Using Oversampling Technique,” Department of Electrical Engineering, National Central University, Taiwan R.O.C.
[23] Application Note HFAN-4.5.0 (Rev. 0, 12/00), Maxim Integrated Products |
[Endnote RIS 格式]
[相關文章]
[文章引用]
[完整記錄]
[館藏目錄]
[檢視]
plurk
funp
live
udn
HD
myshare
netvibes
friend
youpush
delicious
baidu
Google bookmarks
del.icio.us
hemidemi
facebook
twitter
google
reddit