一個1.8V CMOS OC-192傳送器

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：86

、訪客IP：18.225.156.159

姓名

劉嘉俊(Chia-Chun Liu) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

一個1.8V CMOS OC-192傳送器
(A 1.8V CMOS OC-192 transmiiter)

相關論文

★ 運算放大器之自動化設計流程及行為模型研究	★ 2.5Gbps光纖收發機設計
★ 高速序列傳輸之量測技術	★ 使用低增益寬頻率調整範圍壓控震盪器之1.25-GHz八相位鎖相迴路
★ 類神經網路應用於高階功率模型之研究	★ 使用SystemC語言建立IEEE 802.3 MAC 行為模組之研究
★ 以回填法建立鎖相迴路之行為模型的研究	★ 一個2V 5GHz CMOS非整數頻率合成器與和差調變器設計
★ 適用於GHz頻段頻率合成器之CMOS電路技術	★ 高速傳輸連結網路的分析和模擬
★ 一個以取樣方式提供可程式化邏輯陣列功能除錯所需之完全觀察度的方法	★ 2.5Gbps CMOS串列式傳輸收發器設計
★ 抑制同步切換雜訊之高速傳輸器	★ 一個3.3V、8位元、每秒150百萬次取樣CMOS 類比數位轉換器
★ 以行為模型建立鎖相迴路之非理想現象的研究	★ 遞迴式類神經網路應用於序向電路之高階功率模型的研究

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

時至今日,高品質的商業化之10GHz之IC電路所使用之元件多為bipolar及3-5族元件,而使用CMOS 製程來實現此電路有其存在的困難度及缺點,一方面其 ft 較bipolar 及III-V 族差而1/f noise 相對於bipolar也較差而在若無使用triple well ,substrate noise 也會因為其substrate之良導性而到處流動,那當然使用CMOS來實現對於系統整合上有其優勢而對於慢速的邏輯電路上使用CMOS來實現,有較低的功率消耗. 以晶片包裝上來說, CMOS之封裝發展的較成熟及廉價.以製程來說 CMOS最大的優勢是便宜, 極為便宜而因為使用的極為廣泛,故有較佳較準確之model及寄生可以使用
而在現今的無線通訊系統中，鎖相迴路( PLL )是一個產生本地訊號源的重要架構，而鎖相迴路所消耗的功率常常占了系統很大的一部份。而其中鎖相迴路中的電壓控制震盪器及除頻電路，在高頻下之功率消耗大為可觀，為了減少功率消耗，我們將朝向設計一低功率且可工作於高頻之頻率合成器而努力，而現今相關研究發展中，高頻電壓控制震盪器之輸出多為互為反向之兩相位，此種做法對於接收端之解調變的設計上有些許不便，而對於光纖系統之接收端，我們為了要使得資料回復，在電路上也需要多相位的性號產生器。因此在此我們對於性號輸出上採用同步四相位輸出之設計。
在回授路徑上，由於目前除頻電路的設計上多採用D flip-flop的方法來設計，而此種設計上，一方面極為浪費功率,尤其是在設計一可操作於高頻之D flip-flop，在此我們為使電路能夠在較高的頻率上操作故使用Injection locked架構來做為除頻，而日前國外所提出之Injection locked架構確實較Regenerative frequency dividers及Parametric frequency dividers適用，且其消耗的功率遠小於一般除頻電路。
此外，為了穩定ILFD的直流偏壓，我們加入了一個DLL來供給ILFD所需要之直流偏壓，其中的Delay cell均為ILFD的基本單元，以減少mismatch。另外，在實踐多工器( MUX )方面，由於我們的除頻器能夠對於10GHz的頻率，做出除八，然後八個均勻相位的訊號，因此，我們運用此特性，來實踐出一個16對一的多工器。

摘要(英)

Most of component used in high quality commercial 10GHz IC circuit product is fabricated by bipolar of III-V A group till today and it has some difficulty and disadvantage to implement the circuit by CMOS. On the one hand, CMOS has lower ft than bipolar and III-V A group and on the other hand, the 1/f noise is more poor than bipolar. If there is not triple well can be used, substrate noise will flow in substrate. So there is some advantage to integrate system chips by CMOS. There is lower power consumption in low speed logic circuit implemented by CMOS. For chip package, it is cheaper and the technique is more mature in CMOS package. For chip fabrication, the bigger advantage for CMOS fabrication is cheap and has been used extensively, so it has better and more precise model can be use.
In today’s optical communication system, phase locked loop ( PLL ) is an important building block to generate a local oscillation ( L.O. ) signal and PLL often consume a major part in total power. The voltage controlled oscillator ( VCO ) and divider circuit in PLL consume a huge power in high operating frequency. In order to reduce the power consumption inspired the motivation of this thesis. In today’s research, most high frequency VCO outputs are IQ phase. This structure is not so good for de-modulation in receiver. In order to recover the data in receiver for optical systems, the synchronous quardture phase output VCO is adopted.
In feedback path, many divider circuit structure are D flip-flop based. It consumes huge power and can’t operate at high frequency, so the injection locked frequency divider is adopted here. The injection locked frequency divider which had been proposed can really consume much less power and operate at higher frequency than Regenerative frequency dividers and Parametric frequency dividers.
Otherwise, in order to give a stable DC voltage to ILFD to pull the free run frequency near the locking range, a DLL is added to give the DC voltage need by ILFD. The delay cell is the basic cell used in ILFD to reduce mismatch. Because the ILFD can produce eight well-distributed phase and divided eight signals, so in implement multiplexer ( MUX ) the character can be used to reduce the extension of jitter.
The whole transmitter is fabricated in TSMC 0.18?m CMOS 1p6m process, the whole chip size is 1.6 X 1.05 mm2, total power consumption is 288.63mW.

關鍵字(中)

★ 傳送器
★ 鎖相迴路
★ 延遲鎖相迴路
★ 光纖通訊

關鍵字(英)

★ PLL
★ DLL
★ transmitter
★ OC-192

論文目次

Abstract i
Content iii
List of Figures v
List of Tables vii
List of Equations viii
Chapter 1 Introduction 1
1.1 Introduction 1
1.2 OC-192 Transceiver Architecture 3
1.3 Transmitter Architecture 4
1.4 Thesis Organization 4
Chapter 2 PFD, CP and LF 7
2.1 Introduction 7
2.2 PLL Model 9
2.2.1 PLL Linear Model 9
2.2.2 PLL Noise Model 10
2.3 Phase and Frequency Detector 12
2.3.1 Basic Phase and Frequency Detector 12
2.3.2 TSPC PFD 13
2.4 Charge-Pump 15
2.5 Loop Filter 16
Chapter 3 VCO and Divider 19
3.1 LC tank Voltage Controlled Oscillator 20
3.2 Switched Tuning Technique 21
3.3 VCO Schematic 24
3.3.1 Inverter Coupled VCO 24
3.3.2 Symmetric Inductor 25
3.3.3 Simulation Result 27
3.4 Injection Locked Frequency Divider 29
3.4.1 Introduction 30
3.4.2 Injection Locked Frequency Divider Architecture 31
3.4.3 Ring Array Based ILFD 33
3.5 Summary 35
Chapter 4 Delay Locked Loop ( DLL ) 39
4.1 Introduction 39
4.2 Ring Array Based Delay Chain ( RADC ) 41
4.3 Phase Detector and I-V converter 43
4.4 Summary 46
Chapter 5 Multiplexer ( MUX ) 48
5.1 Introduction 48
5.2 Pseudo-Random Bit Stream ( PRBS ) 50
5.3 4-to-1 MUX and Retiming Circuit 51
5.4 Phase XOR and 10GHz Retiming Circuit 53
5.5 Simulation and Summary 54
Chapter 6 Conclusion 56

參考文獻

[1] C. –L. Kuo, “ A 1.8V 10GHz CMOS Frequency Synthesizer “ Master’s thesis, National Central University, Institute of Electronics Engineering, June 2002.
[2] Held, G., “ On the road to OC-768 [optical carrier] ” IT Professional, Volume: 3 Issue: 2 , Mar/Apr 2001, Page(s): 46 -48
[3] Behzad Razavi, “ Design of Integrated Circuits for Optical Communications
[4] Dan H. Wolaver, Phase-locked loop circuit design, Prentic-Hall, Inc. 1991.
[5] B. Razavi, Monolithic phase-locked loops and clock recovery, IEEE press, 1996.
[6] R. E. Best, Phase-locked loops: theory, design and applications, New York: McGraw-Hill, 1984.
[7] M. –T. Wong, “A 2.5Gbps CMOS Serial Link Transceiver Design “ Master’s thesis, National Central University, Institute of Electronics Engineering, June 2002.
[8] J. Tatum and J. Guenter, “Modulating VCSELs: Application Sheet”, Honeywell Inc., MIRCRO SWITCH Division, Feb. 1998.
[9] Won-Hyo Lee, Jun-Dong Cho, Sung-Dae Lees, “A High Speed and Low Power
Phase-Frequency Detector and Charge-pump ”
[10] A.Kral, F. Behbahani, and A. A. Abidi, “RF-CMOS Oscillators with Switched Tuning,” IEEE Custom Integrated Circuits Conference, pp. 555-558, 1998.
[11] Wallace Ming Yip Wong, et al, “A Wide Tuning Range Gated Varactor,” IEEE J. of Solid-State Circuits, vol. 35, pp. 773-778, May 1997.
[12] Mounir Meghelli, et al., “ A 0.18um SiGe Bicmos Receiver and Transmitter Chipset for SONET OC-768 Transmission Systems ” ISSCC 2003
[13] H. Wang, et al., “A 1.8V 3mW 16.8GHz Frequency Divider in 0.25?m CMOS.” ISSCC digest of technical papers, pp. 196-197, Feb. 2000.
[14] Hamid R. Rategh and Thomas H. Lee, “ Superharmonic injection-locked frequency dividers”, IEEE Journal of Solid-State Circuits, vol. 34, no 6, pp. 813-821, June.1999.
[15] R. Adler, “A Study of Locking Phenomena in Oscillators,” Proc. IRE, vol 34, pp. 351-357, June 1946.
[16] Thomas H. Lee, et al, “ 5 GHz CMOS Wireless LANs, “ IEEE Transactions on Microwave Theory and Techniques, vol. 50, no. 1, Jan 2002.
[17] Herbert Knapp, et al, “25 GHz static frequency divider and 25 Gb/s multiplexer in 0.12μm CMOS”, 2002 ISSCC digest of technical papers, pp. 302-303.
[18] Rafael J. Betancourt-Zamora, et al, “1 GHz and 2.8 GHz CMOS injection-locked ring oscillator prescalers”, Digest of 2001 Symosium on VLSI Circuits, pp. 47-50.
[19] Hui Wu and Ali Hajimiri, “A 19 GHz 0.5 mW 0.35 μm CMOS frequency divider with shunt-peaking locking-range enhancement”. 2001 ISSCC digest of technical papers, pp. 412-413.
[20] Xiangdong Zhang and Ian Gresham, “An analog frequency-division approach for subharmonic generation in microwave VCOs,” Digest of 1998 MTTs, pp 1581-1584.
[21] Robert Melville and David Long, “An injection-locking scheme for precision quadrature generation”, Proceedings of the 2001 European Solid-State Circuits Conference, pp. 48-51.
[22] George Chien, ” Low-Noise Local Oscillator Design Techniques using a DLL-based Frequency Multiplier for Wireless Applications “, a dissertation submitted in partial satisfaction of the requirements for the degree of Doctor of Philosophy, UCBerkeley.
[23] F. M. Gardner, “ Charge-Pump Phase-Lock Loops “, IEEE Transactions on Communications, vol. COM-28n no.11, pp. 1849-1858, Nov. 1980.
[24] J. Savoj, B. Razavi,“ A 10-Gb/s CMOS Clock and Data Recovery Circuit ” Digest of Symposium on VLSI Circuits, pp. 136-139, June 2000.
[25] Michael M. Green, et al “ OC-192 Transmitter in Standard 0.18µm CMOS ” ISSCC 2002 pp. 198-200
[26] Fuji Yang, Jay O’Neill, Patrik Larsson, Dave Inglis, and Joe Othmer, “A 1.5V 86mW/ch 8-Channel 622-3125Mb/s/ch CMOS SerDes Macrocell with Selectable MUX/DEMUX Ratio,” IEEE ISSCC, 2002.

指導教授

陳巍仁、劉建男
(Wei-Zen Chen、Chien-Nen Liu)

審核日期

2003-7-9

推文