摘要(英) |
In the modern semiconductor industry, quality control in the die bonding process is critical for ensuring the performance and reliability of the final product. Traditional measurement methods face issues such as the inconvenience of built-in software in equipment and manual calculation errors, in addition to challenges like particle contamination on wafers and incorrect chip placement during the production process. These issues can lead to instability in quality control, necessitating effective solutions to ensure product quality and production efficiency. To address these challenges, this study proposes an integrated solution combining MATLAB and C# tools. Firstly, a MATLAB-based measurement program was developed to tackle the issue of die attach paste height measurement. This program is user-friendly and capable of automatic measurement and calculation, thereby reducing manual calculation errors and enhancing measurement accuracy. Secondly, a C#-based Windows application was developed to address the issues of particle contamination and incorrect chip placement. This application can quickly and accurately detect and handle these problems, improving production efficiency and reducing the risk of compensation.
Furthermore, to enhance measurement speed and accuracy, this study utilized MATLAB′s neural network capabilities for visual training, enabling rapid measurement and automatic result determination based on actual conditions. This innovative solution not only accelerates the assessment of die attach paste height but also provides a solid technical foundation for the future implementation of automated factories. |
參考文獻 |
[1] 王薪棉:〈台灣電子產業鏈概況〉,台北外匯市場發展基金會委託計畫,民國112年。
[2] 閆先印:〈半導體封裝工藝技術的探討〉,機械與電子控制工程,第6卷第1期,民國113年。
[3] I. J. Rasiah, W. S. Leong, "The Influence of Fillet Height of a Low Modulus Die Attach on the Wirebondability of a Plastic Package. ", IEEE Transactions on Components, Packaging and Manufacturing Technology, vol. 22, no. 2, pp. 123-130, February 1998.
[4] 邱聖育:〈銅柱覆晶封裝製程之有限元素分析〉,碩士論文,國立中山大學,民國104年7月。
[5] 田民波:《半導體電子元件構裝技術》:五南圖書出版,民國94年。
[6] Bacquian, B. C., et al., "Bond Line Thickness Characterization for QFN Package Robustness", Journal of Engineering Research and Reports, 14(2), 15-19, 2020.
[7] 李柏瑤:〈應用六標準差與決策實驗室分析法探討半導體封裝之黏晶製程改善-以N公司為例〉,碩士論文,國立高雄大學,民國110年7月。
[8] Huai Zheng, et al., "Mechanism Investigation on Die Tilt in Die Attach Process Based on Minimal Free Energy Theory", ISBN: 978-1-4799-5267-0. 2014.
[9] Capili, M. D., "Innovative Approach Controlling the Epoxy Fillet Height for Thinner Die", International Research Journal of Advanced Engineering and Science, Volume 4, Issue 3, pp. 421-423, 2019.
[10] J. Lee, S.J. Kim, B. Kim, "Development of a numerical simulation model for predicting the temperature of a flip-chip package during the laser-assisted bonding (LAB) process", IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems 2022.
[11] Ignatius J. Rasiah, Christopher Breach, "The Effect of Fillet Height and Bondline Thickness on the Mechanical Performance of a Plastic Package", Int’l Symp on Electronic Materials & Packaging, 2000.
[12] 曾凱銘:〈半導體封裝製程之銀膠厚度與晶片傾斜度檢測〉,碩士論文,中原大學,民國95年7月。
[13] Fatima Adly, et al., "Randomized General Regression Network for Identification of Defect Patterns in Semiconductor Wafer Maps", IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING VOL. 28, NO. 2, 2015.
[14] 張程翔:〈以影像為基礎之IC封裝基板、上片及銲線製程之缺陷自動檢測〉,碩士論文,國立中興大學,民國107年6月。
[15] Bryan Christian S. Bacquian, et al., "Die Attach Film Bleed out Resolution through Process Optimaization on DNF Packages", Journal of Engineering Research and Reports, 17(3), 28-32, 2020.
[16] 古峻嘉:〈影像擴增手法對半導體封裝超音波斷層成像檢驗績效之評估〉,碩士論文,中原大學,民國111年6月。
[17] Archange Kra-Bassa, et al., "Using Neural Networks for Semiconductor Package Optimization", IEEE International Opportunity Research Scholars Symposium (ORSS), pp. 67-69, 2023.
[18] 陳相哲:〈應用類神經網絡結合多目標基因演算法與灰關聯分析於 IC 銅線打線接合製程之多品質特性參數最佳化研究〉。碩士論文,國立雲林科技大學,民國112年6月。
[19] 邱承頎:〈缺陷影像擴增對半導體封裝檢驗卷積神經網路模型之績效評估〉。碩士論文,中原大學,民國112年1月。
[20] 吳韋霖:〈使用深度學習基於探針痕之打線製程剪切力分類〉。碩士論文,國立雲林科技大學,民國112年6月。 |