應用於正交分頻多工通訊系統及ARM平台之快速傅立葉轉換器與矽智財產生器設計

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：39

、訪客IP：3.145.56.150

姓名

彭振淇(Chen-Chi Peng) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

應用於正交分頻多工通訊系統及ARM平台之快速傅立葉轉換器與矽智財產生器設計
(An FFT Soft IP Generator for OFDM Communication Systems and ARM Base)

相關論文

★ 即時的SIFT特徵點擷取之低記憶體硬體設計	★ 即時的人臉偵測與人臉辨識之門禁系統
★ 具即時自動跟隨功能之自走車	★ 應用於多導程心電訊號之無損壓縮演算法與實現
★ 離線自定義語音語者喚醒詞系統與嵌入式開發實現	★ 晶圓圖缺陷分類與嵌入式系統實現
★ 語音密集連接卷積網路應用於小尺寸關鍵詞偵測	★ G2LGAN: 對不平衡資料集進行資料擴增應用於晶圓圖缺陷分類
★ 補償無乘法數位濾波器有限精準度之演算法設計技巧	★ 可規劃式維特比解碼器之設計與實現
★ 以擴展基本角度CORDIC為基礎之低成本向量旋轉器矽智產設計	★ JPEG2000靜態影像編碼系統之分析與架構設計
★ 適用於通訊系統之低功率渦輪碼解碼器	★ 應用於多媒體通訊之平台式設計
★ 適用MPEG 編碼器之數位浮水印系統設計與實現	★ 適用於視訊錯誤隱藏之演算法開發及其資料重複使用考量

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

本次設計主要提出一個適用於多種以正交分頻多工OFDM ( Orthogonal Frequency Division Multiplex) 為架構之通訊系統的設計技術與方法,由於OFDM是利用IFFT/FFT之原理來做調變/解調,利用IFFT/FFT的方式完成的OFDM除了在製作上變的更容易之外,他還有降低通訊傳輸當中ISI與ICI等效應.
為了有效率的重覆使用我們所設計的快速傅立葉運算架構,我們分析快速傅立葉運算之中可提供改變的參數,並且找出其中共通性的規則及模組化架構,發展出一個可以自動化產生Verilog 的 Soft IP 產生器.這個IP產生器以GUI視窗作為使用者介面,而核心為完全可合成(Synthesizable)的Verilog模組,對於不同的用途,此一IP產生器能夠根據使用者輸入的參數自動產生相對應的Soft IP,Test Pattern 及模擬用的Script 檔案,如此一來更可以廣泛的使用在各種層面上.所得到的synthesizable Verilog code除了可以直接加進使用者本身的設計（Verilog code）,也可以轉成layout後再merge,或者可以獨立開來下載到FPGA後再作系統的整合.我們的IP Generator 也提供了一個on-chip-bus的溝通介面.

摘要(英)

In this thesis, we design an automatic generation environment for hardware accelerator of Fast Fourier Transform (FFT) and inverse Fast Fourier Transform (IFFT) with various parameters. The target application is the FFT/IFFT core from 8 to 8192 points for OFDM systems. With different input parameters and constrains, our FFT/IFFT Soft IP generator can automatically generate a complete design results including the synthesizable Verilog HDL code, test bench, and synthesis scripts files. We also produce the on-chip-bus interface circuit compliant with the AMBA protocol and associated device driver so that the generated IP is ready for system-on-chip (SOC) integration. Therefore, not only reducing the time-to-market development cost, the proposed design can provide a reuse and programmable IP core which is suitable for the SoC application.

關鍵字(中)

★ 矽智產
★ 傅立葉運算
★ 正交分頻多工

關鍵字(英)

★ OFDM
★ IP
★ FFT
★ IFFT

論文目次

Contents
Chapter 1 Introduction
1.1 Introduction of SOC and IP…………………………………………...1
1.2 Background……………………………………………………………3
1.3 Motivation and Goals…………………………………………………4
1.4 Organization of this thesis…………………………………………….5
Chapter 2 Review of OFDM Systems and FFT Fundamentals
2.1 OFDM Background……………………………………………………..6
2.2 Review of FFT Algorithms……………………………………………...9
2.2.1 Fixed-Radix of FFT Algorithms……………………………………10
2.2.2 Split-Radix of FFT Algorithms……………………………………..15
2.3 Review of FFT Architectures…………………………………………..19
2.3.1 Single-Path Delay Feedback Architecture………………………….20
2.3.2 Multi-Path Delay Commutator Architecture……………………….22
2.3.3 Memory-Based Architectures………………………………………23
2.4 Summary………………………………………………………………....24
Chapter 3 Design a FFT/IFFT IP Generator
3.1 Introduction……………………………………………………………………26
3.2 System Description……………………………………..………………….27
3.3 Parameterized FFT Generator…………………………………………...…29
3.4 Parameterized and Configurable Architecture Flow……………………….30
3.5 The GUI for FFT IP Generator …………………………………………….31
3.6 The structure for FFT IP generator…………………..……………………..33
3.7 Generator Architecture………………………………………………..……46
Chapter 4 Experimental Results
4.1 Synthesis Result……………………………………………………………48
4.2 Simulation Results………………………………………………………….50
4.3 Schematics………………………………………………………………….51
Chapter 5 Conclusion and Future Work
Reference

參考文獻

[1] J. W. Cooley and J. W. Turkey, “An Algorithm for Machine Computation of Complex Fourier Series,” Math. Computation, Vol. 19, pp. 297-301, April 1965.
[2] Oppenheim, Alan V., and Schafer, Ronald W, Discrete Time Signal Processing, Second Edition, Prentice Hall, 1999.
[3] Chung-Ping Hung, Design of Variable-Length FFT Processor , NCTU, Master Thesis, 2002.
[4] Shousheng He and Mats Torkelson, “A New Approach to Pipeline FFT Processor,” (IPDPS), The 10th International, pp. 766-770, 1996.
[5] P. Duhamel, H. Hollmann, “Split Radix FFT Algorithm,” Electronics Letters, vol. 20, pp. 14-16, January 1984.
[6] Lihong Jia, Yonghong Gao, Jouni Isoacho and Hannu Tenhunen, “Implementation of A Low Power 128-Point FFT, ”1998 5th International Conference ,1998, pp.369-372
[7] Lihong Jia, Yonghong Gao, Jouni Isoacho and Hannu Tenhunen, “New VLSI-Oriented FFT Algorithm and Implementation ” IEEE ASIC Conference, pp. 337-341, 1998.
[8] Shousheng He and Mats Torkelson, “A New Approach to Pipeline FFT Processor,” Parallel Processing Symposium, The 10th International, pp.766-770, 1996.
[9] Shousheng He and Mats Torkelson, “Designing Pipeline FFT Processor for OFDM (de) Modulation,” URSI International Symposium on Signals, Systems and Electronics,pp. 257-262, 1998.
[10] Shousheng He and Mats Torkelson, “Design and Implementation of a 1024-point FFT Processors” in Proc. IEEE Custom Integrated Circuit Conference,PP.131-134, 1998.
[11] Hsin-Fu Lo, Ming-Der Shieh, and Chien-Ming Wu, “Design of an Efficient FFT Processor for DAB System,” IEEE International Symposium on Circuits and FFT Processor, Vol. 4,pp.654-657,2001.
[12] Yutai Ma, “An Effective Memory Addressing Scheme for FFT Processors,” IEEE Transactions on Signal Processing, Vol.47 Issue:3,pp.907-911, March 1999.
[13] C.H. Chang, C.L. Wang and Y. T. Chang, “Efficient VLSI Architectures for Fast Computation of the Discrete Fourier Transform and Its Inverse,” IEEE Transactions on Signal Processing, Vol. 48 Issue: 11,pp. 3206-3216, Nov. 2000.
[14] L.R. Rabiner and B.Gold, Theory and Application of Digital Signal Processing, Prentice-Hall, Inc., 1975.
[15] Yeong-Terng Lin, Design and Implementation of a Variable-Length FFT Processor for OFDM Systems, NTU, Master Thesis 2001.
[16] Pillement, S,;Chillet, D,; Sentieys, O.; “ Behavioral IP specification and integration framework for high-level design reuse ”Quality Electronic Design, 2002. Proceedings. International Symposium on ,18-21 March 2002 pp.388-393
[17] S.Johansson, S. He and P.Nilsson, “ Wordlength Optimization of a Pipelined FFT Procdssor ”, Proceeding of Midwest Symposium on Circuits and Systems (MWSCAS),pp.501-5.3,1999.
[18] Cheng-Yuan Yeh , A Retargetable Viterbi Decoder IP Builder, NTUT, Master Thesis 2002.
[19] Chi-Wen Shen , Design of FFT and IP Builder for OFDM Communication System, NTUT, Master Thesis 2001.
[20] Hsin-Hsien Wu , Design and Implementation of a Programmable OFDM for Communication Systems, STUT, Master Thesis 2002.
[21] Synopsys DesignWare, http://www.synopsys.com.
[22] Synopsys Design Analyzer, http://www.synopsys.com.
[23] “AMBATM Specification Revision 2.0”, May 13, 1999.
[24] “Advanced High Performance Bus Controller (AHBC)” by Tality Corporation 2001.
[25] Yunho Jung; Hongil Yoon; Jaeseok Kim; “New Efficient FFT Algorithm and Pipeline Implementation Results for OFDM/DMT Application ”Consumer Electronics, IEEE Transactions on , Volume: 49 , Issue: 1 , Feb. 2003 Pages:14 - 20

指導教授

蔡宗漢(Tsung-Han Tsai)

審核日期

2004-11-22

推文