參考文獻 |
[1]P. P. Vaidyanathan, “Multirate systems and filter banks,” Englewood Cliffs, NJ: Prentice Hall, 1993.
[2]R. E. Crochiere and L. R. Rabiner, “Multirate digital signal processing,” Englewood Cliffs, NJ: Prentice Hall, 1983.
[3]“Filter design toolbox user’s guide”, version 2, MathWorks, Inc,2004.
[4]“CoCentric system studio filter design tools user guide,” Synopsys, Inc., May 2002.
[5]M. Ishikawa et al., “Automatic layout synthesis for FIR filters using a silicon compiler,” IEEE Int. Symp. Circuits Syst., pp. 2588-2591, May 1990.
[6]R. Jain, P. T. Yang, and T. Yoshino, “FIRGEN: A computer-aided design system for high performance FIR filter integrated circuits,” IEEE Trans. Signal Processing, vol. 39, pp. 1655-1668, Jul. 1991.
[7]R. Hawley, T.-J. Lin, and H. Samueli, “A silicon compiler for high-speed CMOS multirate FIR digital filters,” IEEE Int. Symp. Circuits Syst., vol. 3, pp. 1348-1351, May 1992.
[8]E. Bidet, C. Joanblanq, and P. Senn, “GENRIF: An integrated VLSI FIR filter compiler,” Eur. Conf. Design Automation, pp. 466-471, Feb. 1993.
[9]G. Wacey and D. R. Bull, “POFGEN: A design automation system for VLSI digital filters with invariant transfer function,” IEEE Int. Symp. Circuits Syst., pp. 631-634, May 1993.
[10]K. Y. Cheng, “Multiplierless Multirate FIR Digital Filter / Decimator / Interpolator Module Generator,” MS thesis, Dept. of EE, National Central Univ., Taiwan, Jun. 2003.
[11]G. W. Reitwiesner, “Binary arithmetic,” Advances in Computers, vol. 1, NY: Academic, pp. 231-308, 1966.
[12]Y. Neuvo, C. Y. Dong, and S. K. Mitra, “Interpolated finite impulse response filters,” IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-32, pp. 563-570, Jun. 1984.
[13]T. Saramäki,Y. Neuvo and S. K. Mitra, “Design of Computationally Efficient Interpolated FIR Filters,” IEEE Trans. Circuits Syst., VOL.35 , NO.1, Jan 1988.
[14]M. Ishikawa et al., “Automatic layout synthesis for FIR filters using a silicon compiler,” IEEE Int. Symp. Circuits Syst., pp. 2588-2591, May 1990.
[15]R. Jain, P. T. Yang, and T. Yoshino, “FIRGEN: A computer-aided design system for high performance FIR filter integrated circuits,” IEEE Trans. Signal Processing, vol. 39, pp. 1655-1668, Jul. 1991.
[16]R. Hawley, T.-J. Lin, and H. Samueli, “A silicon compiler for high-speed CMOS multirate FIR digital filters,” IEEE Int. Symp. Circuits Syst., vol. 3, pp. 1348-1351, May 1992.
[17]E. Bidet, C. Joanblanq, and P. Senn, “GENRIF: An integrated VLSI FIR filter compiler,” Eur. Conf. Design Automation, pp. 466-471, Feb. 1993.
[18]G. Wacey and D. R. Bull, “POFGEN: A design automation system for VLSI digital filters with invariant transfer function,” IEEE Int. Symp. Circuits Syst., pp. 631-634, May 1993.
[19]N. J. Fliege, “Multirate digital signal processing: multirate systems, filter banks, wavelets,” 1994.
[20]P. Reutz, “The architectures and design of a 20-MHz real-time DSP chip set,” IEEE JSSC, vol. 24, pp. 338-348, Apr. 1989.
[21]S.-Y. Wu, “Low-power multirate IF digital frequency down converter for wireless communication systems,” MS thesis, Dept. of EE, National Central Univ., Taiwan, Jun. 1997.
[22]R. Hartley, “Subexpression sharing in filters using canonic signed digit multipliers,” IEEE Trans. Circuits Syst. II, vol. 43, pp. 677-688, Oct. 1996.
[23]H. Samueli, “An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients,” IEEE Trans. Circuits Syst., vol. 36, pp. 1044-1047, Jul. 1989.
[24]T.-J. Lin and H. Samueli, “A 200-Mhz CMOS x/sin(x) digital filter for compensating D/A converter frequency response distortion in high-speed communication systems,” IEEE GLOBECOM, vol 3, pp. 1722-1726, Dec. 1990.
[25]R. A. Hawley, B. C. Wong, T.-J. Lin, J. Laskowski, and H. Samueli, “Design techniques for silicon compiler implementations of high-speed FIR digital filters,” IEEE JSSC, vol. 31, pp. 656-667, May 1996.
[26]I.-C. Park and H.-J. Kang, “Digital filter synthesis based on an algorithm to generate all minimal signed digit representations,” IEEE Trans., CAD of IC and Syst., vol. 21, pp. 1525-1529, Dec. 2002.
[27]A. P. Vinod, E. M.-K. Lai, A. B. Premkumar, and C. T. Lau, “FIR filter implementation by efficient sharing of horizontal and vertical common subexpressions,” Electronics Letters, vol. 39, pp. 251-253, Jan. 2003.
[28]B. C. Wong and H. Samueli, “A 200-MHz all-digital QAM modulator and demodulator in 1.2μm CMOS for digital radio applications,” IEEE JSSC, vol. 26, pp. 1970-1979, Dec. 1991.
[29]R. Hartley, “Optimization of canonic signed digit multipliers for filter design,” IEEE ISCAS, pp.1992-1995, 1992.
[30]R. W. Mehler and D. Zhou, “Architectural synthesis of finite impulse response digital filters,” Symp. Integrated Circuits Syst. Design, pp. 20-25, Sep. 2002.
[31]M. Bellanger, G. Bonnerot, and M. Coudreuse, “Digital filtering by polyphase network: application to sample rate alteration and filter banks,” IEEE Trans. ASSAP, vol. ASSP-24, pp. 109-114, Apr. 1976.
[32]D. J. Shpak and A. Antoniou, “A generalized Reméz method for the design of FIR digital filters,” IEEE Trans. Circuits Syst., pp. 161-174, Feb. 1990.
[33]Y. C. Lim and S. R. Parker, “FIR filter design over a discrete powers-of-two coefficient space,” IEEE Trans. Acoust., Speech, Signal Processing, pp. 583-591, Jun. 1983.
[34]X. Hu, L. S. DeBrunner, and V. DeBrunner, “An efficient design for FIR filters with variable precision,” IEEE Int. Symp. Circuits Syst., vol. 4, pp. IV-365-IV-368, May 2002.
[35]D. Kodek and K. Steiglitz, “Comparison of optimal and local search methods for designing finite wordlength FIR digital filters,” IEEE Trans, Circuits Syst., vol. 28, pp. 28-32, Jan. 1981.
[36]E. C. Ifeachor and B. W. Jervis, “Digital signal processing: a practical approach,” Addison-Wesley, 1993.
[37]“DesignWare foundation library databook,” Synopsys, Inc., Jan. 2002.
[38]S. J. Jou, C. H. Kuo, M. T. Shiau, J. Y. Heh and C. K. Wang, “VLSI implementation of timing recovery and carrier recovery for QAM/VSB dual mode,” International Symp. on VLSI Technology, Systems and Applications, Taipei, R. O. C. June 1999, pp.159-162.
[39]“Design Compiler User Guide,” Synopsys, Inc., May 2002.
[40]“The CDMA network engineering handbook, volume 1: concepts in CDMA,” Qualcomm Inc., Mar. 1993.
[41]S.-J. Jou, S.-Y. Wu, and C.-K. Wang, “Low-power multirate architecture for IF digital frequency down converter,” IEEE Trans. Circuits Syst. II, vol. 45, pp. 1487-1494, Nov. 1998. |