高速前端光接收器之單石積體化技術

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：76

、訪客IP：3.14.255.58

姓名

黃維國(Wei-kuo Huang) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

高速前端光接收器之單石積體化技術
(Monolithic Integration Technologies for High Speed Front-end Photoreceivers)

相關論文

★ 電子式基因序列偵測晶片之原型	★ 增強型與空乏型砷化鋁鎵/砷化銦鎵假晶格高電子遷移率電晶體: 元件特性、模型與電路應用
★ 使用覆晶技術之微波與毫米波積體電路	★ 注入增強型與電場終止型之絕緣閘雙極性電晶體佈局設計與分析
★ 以標準CMOS製程實現之850 nm矽光檢測器	★ 600 V新型溝渠式載子儲存絕緣閘雙極性電晶體之設計
★ 具有低摻雜Ｐ型緩衝層與穿透型Ｐ＋射源結構之600V穿透式絕緣閘雙極性電晶體	★ 雙閘極金氧半場效電晶體與電路應用
★ 空乏型功率金屬氧化物半導體場效電晶體設計、模擬與特性分析	★ 高頻氮化鋁鎵/氮化鎵高速電子遷移率電晶體佈局設計及特性分析
★ 氮化鎵電晶體 SPICE 模型建立與反向導通特性分析	★ 加強型氮化鎵電晶體之閘極電流與電容研究和長時間測量分析
★ 新型加強型氮化鎵高電子遷移率電晶體之電性探討	★ 氮化鎵蕭特基二極體與高電子遷移率電晶體之設計與製作
★ 整合蕭特基p型氮化鎵閘極二極體與加強型p型氮化鎵閘極高電子遷移率電晶體之新型電晶體	★ 垂直型氧化鎵蕭特基二極體於氧化鎵基板之製作與特性分析

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

本論文提出了分別應用於1550 nm及850 nm波長高速前端光接收器的單石積體化技術。除了高速特性的需求以外，所提出的技術皆是相容或是可完全利用標準商業製程所實現。與非單石技術相比較，這些技術能夠提供較簡單的封裝，所以可得到高良率及低寄生效應等優點，亦能減少成本。
磷化銦/砷化銦鎵（InP/InGaAs）材料系統特性十分適合應用於高速長波長光通訊系統。而異質接面雙載子電晶（Heterojunction Bipolar Transistor；簡稱HBT）更是能在同一磊晶結構中同時提供主動元件HBT及p-i-n光二極體（Photodiode；簡稱PD），而不需要其它複雜的磊晶成長與製程步驟。論文首先利用了傳統上照式的方法設計製作了一InP/InGaAs p-i-n PD與單級共基極轉阻放大器(Transimpedance Amplifier；簡稱TIA）整合的光電積體電路（Optoelectronic Integrated Circuit；簡稱OEIC）。其光電轉換頻寬由於受到p-i-n PD的速度特性限制，其光電轉換頻寬僅有15.5 GHz（共基極TIA轉阻頻寬為34 GHz）。
為了要改善PD的速度特性，所以提出了一漸耦合光檢測器（Evanescently Coupled Photodiode；簡稱ECPD）/HBT的整合結構。透過此側面照光結構可以改善原傳統方法中PD與HBT特性的取捨問題，其製作之ECPD俱有0.3 A/W光響應度（波長為1.55 um）與29 GHz的光電轉換頻寬，而整合之OEIC的頻寬可達38 GHz（TIA轉阻增益 = 32 dB-ohm?）。除此之外，覆晶整合方式之ECPD/HBT OEIC亦一起提出；其中InP晶片包含了一ECPD、一InP/InGaAs HBT及覆晶接合點，而覆晶凸塊與其他被動元件則製作在半絕緣砷化鎵基板上。其覆晶整合OEIC之光電轉換頻寬亦可達35.5 GHz。
除了長波長的應用以外，論文在短波長的部份則使用標準矽（Silicon；簡稱Si）互補式金屬-氧化層-半導體（Complementary Metal-Oxide-Semiconductor；簡稱CMOS）製程技術製作之高速850 nm PD及其整合OEIC，由於使用低成本的Si製程製做，所以其研究成果可應用於需要低成本的短距離光通訊系統。然而對於標準CMOS製程製作之單石光接收器來說，雖然目前Si CMOS電路部份發展已相當成熟，但是在PD的部份，照光後來自深層基板所產生的慢速擴散載子卻大大影響了光響應速度，而這樣的問題已經嚴重地限制了OEIC的整合特性。所以，在論文中討論了CMOS PD速度特性的改善方法及其整合高速OEIC。
首先提出了一利用臺灣積體電路製造股份有限公司（Taiwan Semiconductor Manufacturing Company Limited）標準0.18 um製程技術所製作之850 nm高速、高響應度雪崩光二極體（Avalanche Photodiode；簡稱APD），此APD俱0.3 A/W光響應度、1.6 GHz光電轉換頻寬。另外更利用基板電流來消除慢速載子的方法，當基板偏壓為10 V時可將APD的光電轉換頻寬再延伸至2.8 GHz。最後，設計一TIA與PD做整合，來證明高速全矽光接收器的可行性；當基板偏壓為8 V時，所設計之OEIC頻寬更可高達4.2 GHz。
在未來工作部份，有針對ECPD結構切割容忍度、CMOS APD的功率消耗、多通道Si光接收器時的干擾及在CMOS後段製程中利用鍺材料來應用於高速、長波長吸收的PD在論文最後分別做討論。

摘要(英)

This dissertation proposes several technologies for high speed monolithic front-end photoreceivers at 1550 nm and 850 nm wavelengths, respectively. Except for the requirement of the necessary high speed performance, the main idea of the proposed monolithic solutions are compatible or can be fully fabricated in standard commercial technologies without process modifications. Comparing to the hybrid approaches, the supplied advantage of the simpler package promises high yield and low parasitic effect, and thus reduces the cost.
Monolithically integrated front-end photoreciever based on InP/InGaAs material system is very attractive because of the potential for high-speed operation in long-wavelength optical communication systems. Using same layer structure for photodiode (PD) and trans-impedance amplifier (TIA) provides the advantages of one-step epitaxy and simple fabrication. An example of the shared layer integration scheme in this design is the p-i-n PD/HBT photoreceiver in which the p-i-n PD is made with the base-collector layers of the HBT structure without any complex growth and fabrication sequence. In this dissertation, a conventional top-illuminated InP/InGaAs p-i-n PD/HBT structure and the integration of a PD with a single stage common base TIA are designed, fabricated and characterized. A -3 dB electrical bandwidth of 15.5 GHz is obtained for the integrated circuit though a higher bandwidth of 34 GHz is observed for the TIA only. The bandwidth of this optoelectronic integrated circuit (OEIC) is mainly limited by the characteristic of the p-i-n PD.
In order to improve the response time of the PD and the inherent trade-off problem in the conventional type, the novel structure of the combined InP evanescently coupled photodiode (ECPD)/HBT is proposed and applied in the monolithically and flip-chip assembled OEICs. The ECPD/HBT approach overcomes the limitations of the PD and the trade-off problem in the conventional solution. The fabricated ECPD with a thinner absorption layer exhibits a higher responsivity of 0.3 A/W and a -3 dB electrical bandwidth of 29 GHz. The integrated ECPD/HBT receiver demonstrates a -3 dB electrical bandwidth of 38 GHz with a transimpedance gain of 32 dB-ohm. In the flip-chip assembled OEIC, it comprises an InP chip and the carrier substrate. The InP chip consists of an ECPD, an InP/InGaAs HBT and the bonding pads. The semi-insulating GaAs carrier consists of all other passive components. The OEIC demonstrates a -3 dB electrical bandwidth of 35.5 GHz with a transimpedance gain of 32 dB-ohm.
Except for the long wavelength (1550 nm) application, the short wavelength (850 nm) application is also discussed to enable cost-effective implementation of optical short-distance interconnect in standard Si CMOS technology. Since Si CMOS technology provides an universal platform for monolithic integration of complex circuits and can be monolithically integrated with Si PD (850 nm) to form an all-Si optical receiver. However, the diffusion photocarriers which are generated from deep substrate diffuse slowly to the depletion region in the Si PD and result in a slow photo-response. This imposes severe limitations on the receiver architecture and performance. Hence the Si PD which is a crucial issue in CMOS OEIC is investigated and proposed.
A new high-speed and high-responsivity avalanche photodiode (APD) with multiple p+-p-n diodes structure by standard TSMC 0.18 um CMOS technology is presented without any process modifications. The designed PD demonstrates a high responsivity of 0.3 A/W, a -3 dB bandwidth of 1.6 GHz, and an eye diagram at 3.5 Gb/s. Another novel method is also proposed to eliminate the slow photocarriers by using body contact design to create a current path under the PD. The novel PD with body contact (VB) of 5 V and 10 V shows higher modulation ratio than PD with floating VB. The measured eye diagram at data rate of 2.5, 4, and 5 Gb/s are also demonstrated. Finally, the monolithically integrated OEIC in standard 0.18 um CMOS technology which is based on the experience of the previous designed PDs is designed to verify the feasibility of the high speed all-Si photoreceiver. The OEIC demonstrates the -3 dB bandwidth of 4.2 GHz with VBP of 8 V. With the cable connected amplifier, the receiver shows clear eye diagram at 2.5 Gb/s and meets the mask of SONET OC-48.
In the future work, the improvement of the cleaved tolerance in ECPD structure, the power dissipation in the proposed CMOS PD with body contact, the crosstalk of multi-channels application in CMOS technology, the Ge material in CMOS back-end process are proposed to further improve the current PDs and OECIs.

關鍵字(中)

★ 光電積體電路
★ 磷化銦/砷化銦鎵
★ 光二極體
★ 異質接面雙載子電晶體
★ 漸耦合光檢測器
★ 單石積體化
★ 全矽光接收器

關鍵字(英)

★ Monolithically Integrated
★ InP/InGaAs
★ Photoreceiver
★ OEIC
★ p-i-n/HBT
★ ECPD/HBT
★ Photodiode
★ CMOS PD/TIA

論文目次

Chinese Abstract...I
Abstract...III
Acknowledgement...V
Table of Contents...VI
List of Tables...X
List of Figures...XI
Chapter 1
Introduction...1
1.1 Motivationv...1
1.2 Organization of this Dissertation...4
References...5
Chapter 2
Monolithically Integrated InP HBT/p-i-n Photodiode...7
2.1 Introduction...7
2.2 Layer Structures and Devices Performance...8
2.2.1 DC Performance of the HBTs...10
2.2.2 DC Performance of the PDs...11
2.2.3 AC Performance of the PDs...13
2.3 Common Base Transimpedance Amplifier...16
2.4 Monolithic OEIC Performance...17
2.5 Summary...18
References...19
Chapter 3
Monolithically Integrated InP HBT/Evanescently Coupled Photodiode...21
3.1 Introduction...21
3.2 Layer Structure and Devices Performance...23
3.2.1 ECPD Design and Fabrication...24
3.2.2 Devices Performance...26
3.3 Monolithic OEIC Performance...28
3.4 Flip-chip Assembled OEIC...29
3.4.1 Flip-Chip Assembly Process...30
3.4.2 OEIC Performance...32
3.5 Summary...33
References...33
Chapter 4
Monolithically Integrated Front-End Photoreceiver in Standard CMOS Process...35
4.1 Introduction...35
4.2 PDs in CMOS Process...37
4.2.1 Device Design...38
4.2.2 Device Performance...39
4.3 Body Contact Design in CMOS PD...44
4.3.1 Device Design...44
4.3.2 Experimental results and discussion...45
4.4 CMOS APD/TIA OEIC...51
4.4.1 TIA Performance...53
4.4.2 OEIC Performance...55
4.5 Summary....57
References...58
Chapter 5
Conclusion and Future Work...61
5.1 Conclusion...61
5.2 Future Work in ECPD/HBT Structure...63
5.3 Future Work in CMOS PD...65
Appendix A
Anti-reflection Layer Application in Top-illuminated p-i-n PD...71
References...72
Appendix B
p-i-n Photodiode in Standard BiCMOS Technology...73
References...75
Appendix C
CMOS PD with MEMS Technology...76
Appendix D
Using Selective Zn Diffusion to Enhance the Performance of the PD in Monolithically Integrated InP/InGaAs p-i-n PD/HBT...81
Publications List
Journal Papers...85
Conference Papers...85
Patents and Honor...86

參考文獻

Chapter 1
[1] K. D. Huber, R. Bauknecht, C. Bergamaschi, M. Bitter, A. Huber, T. Morf, A. Neiger, M. Rohner, I. Schnyder, V. Schwarz, and H. Jäckel, “InP-InGaAs single HBT technology for photoreceiver OEIC’s at 40 Gb/s and beyond,” J. Lightwave Technol., vol. 18, no. 7, pp. 992-1000, Jul. 2000.
[2] O. Qasaimeh, Z. Ma, P. Bhattacharya, and E. T. Croke, “Monolithically integrated multichannel SiGe/Si p-i-n-HBT photoreceiver arrays,” J. Lightwave Technol., vol. 18, no.11, pp. 1548-1553, Nov. 2000.
[3] Z. Lao, Member, V. Hurm, W. Bronner, A. H¨ulsmann, T. Jakobus, Member, K. K¨ohler, M. Ludwig, B. Raynor, J. Rosenzweig, M. Schlechtweg, Member, and A. Thiede, “20-Gb/s 14-k??Transimpedance Long-Wavelength MSM-HEMT Photoreceiver OEIC,” IEEE Photon. Technol. Lett., vol. 10, no. 5, pp. 710-712, May 1998.
[4] S. Radovanovic, A. J. Annema, and B. Nauta, “A 3-Gb/s Optical Detector in Standard CMOS for 850-nm Optical Communication,” IEEE J. of Solid-State Circuits, vol. 40, no. 8, pp. 1706-1717, Aug. 2005.
[5] N. R. Das, and M. J. Deen, “On the Performance Analysis and Design of an Integrated Front-End PIN/HBT Photoreceiver,” IEEE J. of Quantum Electronics, vol. 40, no. 1, pp. 78-91, Jan. 2004.
[6] W. Z. Chen, Y. L. Cheng, and D. S. Lin, “A 1.8-V 10-Gb/s fully integrated CMOS optical receiver analog front-end,” IEEE J. of Solid-State Circuits, vol. 40, no. 6, pp. 1388-1396, Jun. 2005.
[7] J. Savoj, B. Razavi, “A 10-Gb/s CMOS clock and data recovery circuit with a half-ratelinear phase detector,” IEEE J. of Solid-State Circuits, vol. 36, no. 5, pp. 761-768, Sept. 2000.
[8] C. Hermans, and M. S. J. Steyaert, “A High-Speed 850-nm Optical Receiver Front-End in 0.18-?m CMOS,” IEEE J. of Solid-State Circuits, vol. 41, no. 7, pp. 1606-1614, Jul. 2006.
[9] M. Jutzi, M. Grözing, E. Gaugler, W. Mazioschek, M. Berroth, “2-Gb/s CMOS Optical Integrated Receiver with a Spatially Modulated Photodetector,” IEEE Photon. Technol. Lett., pp. 1268-1270, Jun. 2005.
[10] B. Yang, J. D. Schaub, S. M. Csutak, D. L. Rogers, and J. C. Campbell, “10-Gb/s All-Silicon Optical Receiver,” IEEE Photon. Technol. Lett., vol. 15, no. 5, pp. 745-747, May 2003.
[11] S.M. Csutak, S. Dakshina-Murthy and J.C. Campbell, “CMOS-compatible planar silicon waveguide-grating-couplerphotodetectors fabricated on silicon-on-insulator (SOI) substrates,” IEEE J. of Quantum Electronics, vol 38, no. 5, pp. 477-480, May 2002.
[12] S. M. Csutak, J. D. Schaub, W. E. Wu, R. Shimer, and J. C. Campbell, “High-Speed Monolithically Integrated Silicon Photoreceivers Fabricated in 130-nm CMOS Technology,” IEEE J. of Lightwave Technology, vol 20, no. 9, pp. 1724-1729, Sep. 2002.
[13] C. L. Schow, L. Schares, S. J. Koester, G. Dehlinger, R. John and F. E. Doany, “A 15 Gb/s 2.4 V Optical Receiver Using a Ge-on-SOI Photodiode and a CMOS IC,” IEEE Photon. Technol. Lett., vol. 18, no. 19, pp. 1981-1983, Oct. 2006.
Chapter 2
[1] K. Yang, A. L. Gutierrez-Aitken, X. Zhang, G. I. Haddad and P. Bhattacharya, “Design, Modeling, and Characterization of Monolithically Integrated InP-Based (1.55 μm) High-Speed (24 Gb/s) p-i-n/HBT Front-End,” IEEE J. Lightwave Technol., vol. 14, no. 8, pp. 1831-1839, Aug. 1996.
[2] D. Huber, M. Bitter, E.Gini, A. Neiger, T. Morf, C. Bergamaschi, and H. Jackl, “50 GHz monolithic integrated InP/InGaAs PIN/HBT-receiver,” 11th Indium Phosphide and Related Materials conference, vol. 18, pp. 6-7, May 2000.
[3] E. Tokumitsu, A. G. Dentai, C. H. Joyner and S. Chandrasekhar, “InP/InGaAs double heterojunction bipolar transistors grown by metalorganic vapor phase epitaxy with sulfur delta doping in the collector region,” Applied Physics Letters, vol. 57, no. 26, pp. 2841-2843, Dec. 24, 1990.
[4] C. L. F. Ma, M. J. Deen and L. E. Tarof, “Multiplication in Separate Absorption, Grading, Charge, and Multiplication InP-InGaAs Avalanche Photodiodes,” IEEE J. of Quant. Electron., vol. 31, no. 11, pp. 2078-2089, Nov. 1995.
[5] K. S. Hyun and C. Y. Park, “Breakdown characteristics in InP/InGaAs Avalanche photodiode with p-i-n multiplication layer structure,” Journal of Applied Physics, vol. 81, no. 2, pp. 974-984, Jan. 1997.
[6] R. Wei, J. C. Dries, H. Wang, M. L. Lange, G. H. Olsen and S. R. Forrest, “Optimization of 10-Gb/s long-wavelength floating guard ring InGaAs-InP avalanche photodiodes,” IEEE Photon. Technol. Lett., vol. 14, no. 17, pp. 977-979, Jul. 2002.
[7] L. E Tarof, “Planar InP-InGaAs avalanche photodetectors with n-multiplication layer exhibiting a very high gain-bandwidth product,” IEEE Photon. Technol. Lett., vol. 2, no. 9, pp. 643–646, Sept. 1990.
[8] S. Demiguel, L. Giraudet, L. Joulaud, J. Decobert, F. Blache, V. Coupe, F. Jorge, P. Pagnod-Rossiaux, E. Boucherez, M. Achouche and F. Devaux, “Evanescently coupled photodiodes integrating a double-stage taper for 40-Gb/s applications-compared performance with side-illuminated photodiodes,” IEEE J. Lightwave technol., vol. 20, no. 12, pp. 2004-2014, Dec. 2002.
[9] S. Kawanishi, A. Takada, M. Saruwatari, “Wideband frequency-response measurement of optical receivers using optical heterodyne detection,” IEEE J. of Lightwave technol., vol. 7, no. 1, pp. 92-98, Jan. 1989.
[10] S. Ming and S. Hong, “A 65-mW 5-Gb/s/ch current-mode common-base transimpedance amplifier array for optical interconnects,” IEEE Photon. Technol. Lett., vol. 15, no. 8, pp. 1138-1140, Aug. 2003.
[11] T. Vanisri and C. Toumazou, “Integrated high frequency low noise current-mode optical transimpedance preamplifiers: Theory and practice,” IEEE J. Solid-State Circuits, vol. 30, no. 6, pp. 677-685, Jun. 1995.
[12] C. Q. Wu, E. A. Sovero, and B. Massey, “40-GHz transimpedance amplifier with differential outputs using InP-InGaAs heterojunction bipolar transistors,” IEEE J. Solid-State Circuits, vol. 38, no. 9, pp. 1518-1523, Sep. 2003.
Chpter 3
[1] B. Jalali, D. A. Humphrey, L. Naval, R. K. Montgomery, A. F. J. Levi, D. Sivco, N. K. Dutta, and A. Y. Cho, “An edge-coupled receiver OEIC using AlInAs/InGaAs HBTs,” in 5th Indium Phosphide and Related Materials Conf., Apr. 19-22, 1993, pp. 281–284.
[2] G. Unterborsch, D. Trommer, A. Umbach, R. Ludwig, and H.G. Bach, “High-power performance of a high-speed photodetector,” Electronics Lett., vol. 34 no.5, pp. 493-494.
[3] S. Demiguel, L. Giraudet, L. Joulaud, J. Decobert, F. Blache, V. Coupe, F. Jorge, P. Pagnod-Rossiaux, E. Boucherez, M. Achouche, and F. Devaux, “Evanescently coupled photodiodes integrating a double-stage taper for 40-Gb/s applications-compared performance with side-illuminated photodiodes,” IEEE J. Lightw. Technol., vol. 20, no. 12, pp. 2004-2014, Dec. 2002.
[4] T. Takeuchi, T. Nakata, K. Makita, and M. Yamaguchi, “High-speed, high-power and high-efficiency photodiodes with evanescently coupled graded-index waveguide,” Electron. Lett., vol. 36, no. 11, pp. 972-973, May 2000.
[5] Y. Miyamoto, M. Yoneyama, Y. Imai, K. Kato and H. Tsunetsugu, “40 Gbit/s optical receiver module using a flip-chip bonding technique for device interconnection,” Electron. Lett., vol. 34, no. 5, pp. 493-494, Mar. 1998.
[6] A. Leven, V. Hurm, W. Bronner, K. Kohler, H. Walcher, R. Kiefer, J. Fieibner, J. Rosenzweig and M. Schleehtweg, “40 GHz broadband optical receiver combining a multimode waveguide photodiode flip-chip mounted on a GaAs-based HEMT distributed amplifier,” IEEE MTT-S Digest., vol. 2, Jun. 2000, pp. 683-685.
[7] W. K. Huang, S. C. Huang, H. W. Chung, Y. M. Hsin, J. W. Shi, Y. C. Kao, and J. M. Kuo, “37-GHz Bandwidth Monolithically Integrated InP HBT/Evanescently Coupled Photodiode,” IEEE Photon. Technol. Lett., vol. 18, no. 12, pp.1323-1325, Jun. 2006.
[8] W. K. Huang, S. C. Huang, H. W. Chung, Y. M. Hsin, J. W. Shi, Y. C. Kao, and J. M. Kuo, “36 GHz Bandwidth Optoelectronic integrated circuit with Flip-Chip Assembled InP HBT/Evanescently Coupled Photodiode,” IET Optoelectronics, vol. 2, no. 1, pp. 6-9, Feb. 2008.
[9] J. Wei, F. Xia, and S. R. Forrest, “A high-responsivity high-bandwidth asymmetric twin-waveguide coupled InGaAs-InP-InAlAs avalanche photodiode,” IEEE Photon. Technol. Lett., vol. 14, no. 11, pp. 1590-1592, Nov. 2002.
[10] K. Hideki, M. Yoshiaki, M. Kenichi, I. Masaharu and O. Keiichi, “The Flip-Chip Bump Interconnection for Millimeter-Wave GaAs MMIC,” IEEE Transactions on Electronics Packaging Manufacturing, Vol. 22, No. 1, pp. 23-28, Jan. 1999.
[11] E. Zakel, J. Gwiasda, J. Kloeser, J. Eldring, G. Engelmann and H. Reichl “Fluxless flip chip assembly on rigid and flexible polymer substrates using the Au-Sn metallurgy,” in 16th Electronics Manufacturing Technology Symposium, pp. 177-184 Sep. 12-14, 1994.
Chapter 4
[1] J. Choi, B. J. Sheu, and O. T. C. Chen, “A monolithic GaAs receiver for optical interconnect systems,” IEEE J. Solid-State Circuits, vol. 29, no. 3, pp. 328-331, Mar. 1994.
[2] C. Takano, K. Tanaka, A. Okubora, and J. Kasahara, “Monolithic integration of 5-Gb/s optical receiver block for short distance communication,” IEEE J. Solid-State Circuits, vol. 27, no. 10, pp. 1431-1433, Oct. 1992.
[3] M. Bitter, R. Bauknecht, W. Hunziker, and H. Melchior, “Monolithic InGaAs-InP p-i-n/HBT 40-Gb/s optical receiver module,” IEEE Photon. Technol. Lett., vol. 12, no. 1, pp. 74-76, Jan. 2000.
[4] H.-G. Bach, A. Beling, G. C. Mekonnen, and W. Schlaak, “Design and fabrication of 60-Gb/s InP-based monolithic photoreceiver OEIC’s and modules,” IEEE J. Sel. Topics Quantum Electron., vol. 8, no. 6, pp. 1445-1450, Nov.-Dec. 2002.
[5] D. Huber, R. Bauknecht, C. Bergamaschi, M. Bitter, A. Huber, T. Morf, A. Neiger, M. Rohner, I. Schnyder, V. Schwarz, and A. Jackel, “InPInGaAs single HBT technology for photoreceiver OEIC’s at 40 Gb/s and beyond,” J. Lightwave Technol., vol. 18, no. 7, pp. 992-1000, Jul. 2000.
[6] S. Radovanovic, A. J. Annema, and B. Nauta, “A 3-Gb/s Optical Detector in Standard CMOS for 850-nm Optical Communication,” IEEE J. of Solid-State Circuits, vol. 40, no. 8, pp. 1706-1717, Aug. 2005.
[7] C. Hermans, and M. S. J. Steyaert, “A High-Speed 850-nm Optical Receiver Front-End in 0.18-?m CMOS,” IEEE J. of Solid-State Circuits, vol. 41, no. 7, pp. 1606-1614, Jul. 2006.
[8] M. Jutzi, M. Grözing, E. Gaugler, W. Mazioschek, and M. Berroth, “2-Gb/s CMOS Optical Integrated Receiver with a Spatially Modulated Photodetector,” IEEE Photon. Technol. Lett., vol. 17, no. 6, pp. 1268-1270, Jun. 2005.
[9] B. Yang, J. D. Schaub, S. M. Csutak, D. L. Rogers, and J. C. Campbell, “10-Gb/s All-Silicon Optical Receiver,” IEEE Photon. Technol. Lett., vol. 15, no. 5, pp. 745-747, May 2003.
[10] S. M. Csutak, S. Dakshina-Murthy and J.C. Campbell, “CMOS-compatible planar silicon waveguide-grating-couplerphotodetectors fabricated on silicon-on-insulator (SOI) substrates,” IEEE J. of Quantum Electronics, vol 38, no. 5, pp. 477-480, May 2002.
[11] S. M. Csutak, J. D. Schaub, W. E. Wu, R. Shimer, and J. C. Campbell, “High-Speed Monolithically Integrated Silicon Photoreceivers Fabricated in 130-nm CMOS Technology,” IEEE J. of Lightwave Technology, vol 20, no. 9, pp. 1724-1729, Sep. 2002.
[12] C. L. Schow, L. Schares, S. J. Koester, G. Dehlinger, R. John and F. E. Doany, “A 15 Gb/s 2.4 V Optical Receiver Using a Ge-on-SOI Photodiode and a CMOS IC,” IEEE Photon. Technol. Lett., vol. 18, no. 19, pp. 1981-1983, Oct. 2006.
[13] W. Z. Chen, Y. L. Cheng, and D. S. Lin, “A 1.8-V 10-Gb/s fully integrated CMOS optical receiver analog front-end,” IEEE J. of Solid-State Circuits, vol. 40, no. 6, pp. 1388-1396, Jun. 2005.
[14] C. L. Schow, J. D. Schaub, R. Li, and J. C. Campbell, “A 1 Gbit/s monolithically integrated silicon nMOS optical receiver,” IEEE J. Sel. Topics Quantum Electron., vol. 4, no. 6, pp. 1035-1039, Nov.-Dec. 1998.
[15] H. Zimmermann and T. Heide, “A monolithically integrated 1-Gb/s optical receiver in 1-?mCMOS Technology,” IEEE Photon. Technol. Lett., vol. 13, no. 7, pp. 711-713, Jul. 2001.
[16] P. J. W. Lim, A. Y. C. Tzeng, H. L. Chuang, and S. A. St Onge, “A 3.3-V monolithic photodetector/CMOS preamplifier for 531 Mb/s optical data link applications,” in IEEE ISSCC Dig. Tech. Papers, 1993, pp. 96-97.
[17] W. K. Huang, Y. C. Liu and Y. M. Hsin, “A High-Speed and High-Responsivity Photodiode in Standard CMOS Technology,” IEEE Photon. Technol. Lett., vol. 19, no. 4, pp. 197-199, Feb. 2007.
[18] W. K. Huang, Y. C. Liu and Y. M. Hsin, “Bandwidth enhancement in Si photodiode by eliminating slow diffusion photocarriers,” Electron. Lett., vol. 44, no. 1, pp. 52-53, Jan. 2008.
[19] R. Fujimoto, K. Kojima and S. Otaka, “A 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier,” IEEE Journal of Solid-State Circuits, vol. 37, no. 7, pp. 852-856, Sep. 2002,
[20] K. W. Kobayashi, “An InP HBT common-base amplifier with tunable transimpedance for 40 Gb/s applications,” 24th Annual Technical Digest, Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, 20-23 Oct. 2002, pp. 155-158
Chapter 5
[1] A. Beling, H.-G. Bach, G. G. Mekonnen, R. Kunkel, and D. Schmidt, “Miniaturizedwaveguide-integrated p-i-n photodetector with 120-GHz bandwidth and high responsivity,” IEEE Photon. Technol. Lett., vol. 17, no. 10, pp. 2152-2154, 2005.
[2] Y.-S. Wu, P.-H. Chiu, and J.-W. Shi, “High-speed and high-power performance of a dual-step evanescently-coupled uni-traveling-carrier photodiode at a 1.55 ?m wavelength,” in Proc. OFC 2007, Anaheim, CA, Mar. 2007, Paper OThG1.
[3] Y.-S. Wu, J.-W. Shi, P.-H. Chiu, and Wei Lin, “High-Performance Dual-Step Evanescently Coupled Uni-Traveling-Carrier Photodiodes,” IEEE Photon. Technol. Lett., vol. 19, no. 20, pp. 1682-1684, 2007.
[4] M. Jutzi, M. Berroth, G. Wöhl, M. Oehme, and E. Kasper, “Ge-on-Si vertical incidence photodiodes with 39-GHz bandwidth,” IEEE Photon. Technol. Lett., vol. 17, no. 7, pp. 1510-1512, 2005.
[5] L. Colace, M. Balbi, G. Masini, G. Assanto, H.-C. Luan, and L. C. Kimmerling, “Ge on Si p-i-n photodiodes operating at 10 Gbit/s,” Appl. Phys. Lett., vol. 88, no. 101111, 2006.
[6] C. L. Schow, L. Schares, S. J. Koester, G. Dehlinger, R. John, and F. E. Doany, “A 15-Gb/s 2.4-V Optical Receiver Using a Ge-on-SOI Photodiode and a CMOS IC,” IEEE Photon. Technol. Lett., vol. 18, no. 19, pp. 1981-1983, 2006.
Appendix A
[1] T. Takeuchi, T. Nakata, K. Makita, and T. Torikai, “A high-power and high-efficiency photodiode with an evanescently coupled graded-index waveguide for 40 Gb/s applications,” Optical Fiber Communication Conference and Exhibit, vol. 3, WQ2-1- WQ2-3, 2001.
[2] T. Takeuchi, T. Nakata, K. Makita and M. Yamaguchi, “High-speed, high-power and high-efficiency photodiodes with evanescently coupled graded-index waveguide,” Electron. Lett., vol. 36, no. 11, pp. 972-973, 2000.
Appendix B
[1] J. Sturm, M. Leifhelm, H. Schatzmayr, S. Groiss and H. Zimmermann, “ Optical receiver IC for CD/DVD/blue-laser application,” IEEE Journal of Solid-State Circuits, vol. 40, no. 7, pp. 1406-1413, 2005.
[2] Y. Tao, A.M. Pappu and A.B. Apsel, “Low-cost, high-efficiency, and high-speed SiGe phototransistors in commercial BiCMOS,” IEEE Photon. Technol. Lett., vol. 18, no. 1, pp. 55-57, 2006.
[3] K. S. Lai, J. C. Huang, K.Y.-J.Hsu, “High-Responsivity Photodetector in Standard SiGe BiCMOS Technology,” IEEE Elect. Dev. Lett., vol. 28, no. 9, pp. 800-802, 2007.

指導教授

辛裕明(Yue-ming Hsin)

審核日期

2008-6-17

推文