兆元位元率之平行化可適性決策回饋等化器設計與實作

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：32

、訪客IP：18.191.215.138

姓名

林志雄(Chi-Shiung Lin) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

兆元位元率之平行化可適性決策回饋等化器設計與實作
(Design and Implementation of Multi-Giga Bit Parallel Adaptive Decision Feedback Equalizer)

相關論文

★ 應用於2.5G/5GBASE-T乙太網路傳收機之高成本效益迴音消除器	★ 應用於IEEE 802.3bp車用乙太網路之硬決定與軟決定里德所羅門解碼器架構與電路設計
★ 適用於 10GBASE-T 及 IEEE 802.3bz 之高速低密度同位元檢查碼解碼器設計與實現	★ 基於蛙跳演算法及穩定性準則之高成本效益迴音消除器設計
★ 運用改良型混合蛙跳演算法設計之近端串音干擾消除器	★ 運用改良粒子群最佳化演算法之近端串擾消除器電路設計
★ 應用於多兆元網速乙太網路接收機類比迴音消除器之最小均方演算法電路設計	★ 低雜訊輸出緩衝器設計及USB2實體層的傳收器製作
★ 低雜訊輸出緩衝器設計及USB2實體層的時脈回復器製作	★ 應用於通訊系統的內嵌式數位訊號處理器架構
★ 應用於數位儲存示波器之100MHz CMOS 寬頻放大器電路設計	★ 具有QAM/VSB模式的載波及時序回復之數位積體電路設計
★ 應用於通訊系統中數位信號處理器之模組設計	★ 應用於藍芽系統之CMOS射頻前端電路設計
★ 具有QAM/VSB 模式之多重組態可適應性等化器的設計與實現	★ 適用於高速通訊系統之可規劃多模式里德所羅門編解碼模組

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

高速網際網路與傳輸技術在近年來蓬勃的發展，使得目前通訊系統已經達到相當快的傳輸速率，根據近年來所訂定的通訊系統標準，系統的符碼速率(Data rate)已達到每秒數億符碼(Gbps)，甚至每秒千億符碼的數量級。
隨著符碼速率的大量增加，交互符碼干擾(Inter-symbol interference, ISI)是經常存在，且對傳輸訊號有著嚴重的干擾，可適性決策回饋等化器(Adaptive decision feedback equalizer, ADFE)在目前的通訊系統中佔了相當重要的角色，因為一個好的等化器決定了整個系統的傳輸速率和符碼錯誤率(Bit error rate, BER)，且佔了相當多的運算量。
然而，可適性決策回饋等化器及最小均方演算法(LMS algorithm)的回授架構限制了等化器的速度，要達到如此的高的符碼速率是相當困難的。本論文依據IEEE 802.3ae工作小組所訂定的百億位元乙太網路系統(10-Gigabit Ethernet System)規格，提出了一個高速等化器設計，並且可以適用於10GBase-LX4光纖通訊系統。我們以台積電0.13μm CMOS 製程完成了3.5Gbps全數位可適性決策回饋等化器之晶片設計，此晶片面積為1.55 × 1.55 mm2，消耗功率在3.5Gbps的取樣速率下則為110 mW。

摘要(英)

Internet and data transmission technique are going to grow fast, the trend of recent Ethernet system will make a high effort to provide high data rate services. According to the related standard about high speed wire-lined communication system, the data rate is more than gigabits per second, even several gigabits per second.
Hence, for the high transmitted data rate, the Inter-Symbol Interference (ISI) effect always exists, and it is serious and dominant for the signal distortion. The design of Adaptive Decision Feedback Equalizer (ADFE) is very important because it determines the system performance, such as Bit Error Rate (BER) and data rate. The computation cost of ADFE is also large for hardware implementation.
The conventional ADFE and the Least-Mean-Square (LMS) algorithm inherently have feedback inside the data flow and the operating frequency is limited by the feedback structures. The internal feedback or recursive in the architecture algorithms makes it difficult to implement systems concurrency in the form of either pipelined or paralleled processing. This thesis provides a high speed equalizer design, and it is suitable for the 10GBase-LX4 Ethernet system in IEEE 802.3ae standard (IEEE 802.3ae Ad-hoc database). We design and implement an all digital 3.5Gbps blind ADFE based on the TSMC 0.13 μm CMOS technology. The implementation shows that the chip area is 1.55 × 1.55 mm2 with operation up to 3.5 Gbps using 1.2-V supply and dissipates 110 mW.

關鍵字(中)

★ 高速等化器

關鍵字(英)

★ equalizer

論文目次

Abstract i
Contents iii
List of Figures v
List of Tables viii
Chapter 1 Introduction 1
1.1 Motivation 1
1.1.1 Design Challenge for High Speed Equalizer -- Loop Bound Limitation 6
1.1.2 Design Challenge for High Speed Equalizer -- Large Overhead of Hardware Complexity 7
1.2 Thesis Organization 8
Chapter 2 Overview of 10-Gigabit Ethernet System (10GBase-LX4) 9
2.1 Channel Models 9
2.2 10GBase-LX4 Ethernet System 11
2.3 Summary of Simulation Environment 13
2.4 Review of Equalizer Designs 13
2.4.1 Linear Equalizer 14
2.4.2 Non-Linear Equalizer 16
2.5 Introduction of Adaptive Algorithm 18
2.5.1 LMS Algorithm for Adaptive Decision Feedback Equalizer 18
2.5.2 Conventional Adaptive Decision Feedback Equalizer Architecture 21
Chapter 3 System Simulation Results 23
3.1 BER versus ADC Bit Number 24
3.2 BER versus SNR 27
3.3 Coefficient Values 28
3.4 The LMS Algorithm with Delayed Coefficient Adaptation 31
3.5 Symbol Diagrams 33
Chapter 4 VLSI Architecture Design of a High-Speed Adaptive Decision Feedback Equalizer 34
4.1 Feed-Forward Equalizer Design for High-Speed Applications 35
4.2 Feed-Backward Equalizer Design for High-Speed Applications 38
4.2.1 Conventional DFE 38
4.2.2 Reformulated Coefficient-Select (RCS) DFE 39
4.2.3 Stage-by-Stage Adder Tree 40
4.2.4 Retiming Form 42
4.2.5 Stage-by-Stage Carry Save Adder Tree with FFE 42
4.3 The LMS Algorithm with Delayed Coefficient Adaptation 43
4.4 New Types for Reformulated DFE 45
4.4.1 Reformulated Look-Ahead (RLA) DFE 45
4.4.2 New RCS DFE 48
4.4.3 Comparisons 49
Chapter 5 Chip Implementation 53
5.1 Design Flow 53
5.2 Chip Implementation 55
5.2.1 Design Flow for Place and Route 55
5.2.2 Pad and Measurement Considerations 58
5.2.3 Chip Summary 61
Chapter 6 Conclusions 65
Reference 67

參考文獻

[1] Amendment: Media Access Control (MAC) Parameters, Physical Layers, and
Management Parameters for 10Gb/s Operation, IEEE Standard 802.3ae-2002,
2002.
[2] http://www.ieee802.org
[3] B. Sklar, Digital Communications: Fundamentals and Application, Englewood Cliffs, New Jersey: Prentice Hall, 1988.
[4] K. Azadet, E. F. Haratsch, H. Kim, F. Saibi, J. H. Saunders, M. Shaffer and L. Song, “Equalization and FEC Techniques for Optical Transceivers,” IEEE Journal of Solid-State Circuits, vol. 37, no.3, pp. 317-327, March 2002.
[5] O. Agazzi, V. Gopinathan, K. Parhi, K. Kota and A. Phanse, “DSP-Based Equalization for Optical Channels,” IEEE 802.3ae Meeting, New Orleans, Sept 2000.
[6] M. E. Austin, “Decision-Feedback Equalization for Digital Communication over Dispersive Channels,” MIT Lincoln Laboratory, Lexington, Mass, Tech. Rep. 437, 1967.
[7] S. HayKin, Adaptive Filter Theory, 4th Ed, New Jersey: Prentice-Hall, 2002.
[8] R. W. Lucky, J. Salz and Jr. E. J. Weldon, Principles of Data Communication, McGraw-Hill, New York, 1968.
[9] G. Long, F. Ling and J. G. Proakis, “The LMS Algorithm with Delayed Coefficient Adaptation,” IEEE Trans. Signal Processing, vol. 37, pp. 1397-1405, Sept. 1989.
[10] K. K. Parhi, “Pipelining in Algorithm with Quantizer Loops,” IEEE Trans. Circ. Syst., vol. 38, pp.745-754, July 1991.
[11] K. K. Parhi, VLSI Digital Signal Processing System, Wiley-Interscience, 1999.
[12] J. M. Cioffi, G. P. Dudevoir, M. V. Eyuboglu, Jr. G. D. Forney, “MMSE Decision-Feedback Equalizers and Coding. I. Equalization Results, “IEEE Trans. on Communications, vol. 43, Issue：10, pp.2582-2594, Oct. 1995.
[13] J. M. Cioffi, G. P. Dudevoir, M. V. Eyuboglu, Jr. G. D. Forney, “MMSE Decision-Feedback Equalizers and Coding. II. Coding Results, “IEEE Trans. on Communications, vol. 43, Issue：10, pp.2582-2594, Oct. 1995.
[14] N. Al-Dhahir, J. M. Cioffi, “MMSE Decision-Feedback Equalizers：Finite-Length Results,” IEEE Trans. on Information Theory, vol.41, Issue：4, pp.961-975, July 1995.
[15] G. Picchi and G. Prati, “Blind Equalization and Carrier Recovery using a “Stop-and-Go” Decision-Direct Algorithm,” IEEE Trans. on Communications, vol. COM-35, no.9, pp.877-887, Sep. 1987.
[16] K. J. Wang and S.J. Chern, “Adaptive Bayesian Decision Feedback Equalizer for Radio Channel with High-Power Amplifier”, Proc. Natl. Sci. Counc. ROC (A), vol.24, No. 1 pp. 61-72, 2000.
[17] H. Holma and A. Toskala, WCDMA for UMTS：Radio Access for Third Generation Mobile Communications, 3rd Ed, England: John Wiley and Sons Ltd, 2004.
[18] K, Poulton, “A 6-bit, 4Gsa/s ADC Fabricated in a GaAs HBT Process,” Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, 1994. Technical Digest 1994., 16th Annual, 16-19, pp. 240-243, Oct. 1994.
[19] J. Xicheng, M. C. F. Chang, “ A 1-GHz Signal Bandwidth 6-bit CMOS ADC with Power-Efficient Averaging,“ IEEE Journal of Solid-State Circuit, vol. 40, Issue:2, pp.532-535, FEB. 2005.
[20] M. Choi and A. A. Abidi, “A 6-b 1.3 Gsample/s A/D Converter in 0.35 μm CMOS,” IEEE Journal of Solid-State Circuit, vol. 36, no. 12, pp. 1847-1858, Dec. 2001.
[21] P. Scholtens and M. Vertregt, “A 6-b 1.6 Gsample/s flash ADC in 0.18 μm CMOS Using averaging termination,” IEEE Journal of Solid-State Circuit, vol. 37, no. 12, pp. 1599-1609, Dec. 2002.
[22] O. Agazzi, “A Link Model for Equalized Optical Receivers”, IEEE 802.3ae Equalization Ad Hoc, Mar. 2001.
[23] S. Reynolds, P. Pepeljugoski, J. Schaub, J. Tierno, and D. Beisser, A 7-Tap Transverse Analog-FIR Filter in 0.13 µm CMOS for Equalization of 10 Gb/s Fiber-OPtic Data Systems, Proceedings of the 2005 IEEE International Solid-State Circuits Conference, Paper 18.2, pp. 330-331, Feb. 2005.
[24] B. M. Wang, “Dynamic Power-Saving Adaptive Decision Feedback Equalizer Design for High-Speed Communication Systems,” M.S. thesis, Dept. of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C., July 2002.
[25] K. K. Parhi and D. G. Messerschmitt, “Pipeline Interleaving and Parallelism in Recursive Digital Filter- Part I and II,“ IEEE Trans. on Acoustics, Speech, and Signal Processing, vol. 37, no. 7, pp. 1099-1135, July 1989.
[26] C. Leiserson, F. rose, and J. Saxe, “Optimizing Synchronous Circuitry by Retiming,” Third Caltech Conference on VLSI, pp. 87-116, 1983.
[27] L. E. Lucke and K. K. Parhi, “Parallel Processing for Rank Order and Stack Filter,” IEEE Trans. on Signal Processing, no. 5, pp. 1178-1189, May 1994.

指導教授

周世傑、薛木添
(Shyh-Jye Jou、Muh-Tian Shieu)

審核日期

2006-7-18

推文