增強CMOS鎖相迴路可靠度

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：52

、訪客IP：3.148.145.130

姓名

黃啟書(Chi-shu Huang) 查詢紙本館藏

畢業系所

電機工程學系

論文名稱

增強CMOS鎖相迴路可靠度
(Relaiblity Enhanment of CMOS PLL)

相關論文

★ 用於類比/混和訊號積體電路可靠度增強的加壓測試	★ 應用於電容陣列區塊之維持比值良率的通道繞線法
★ 高速無進位除法器設計	★ 以正交分頻多工系統之同步的高效能內插法技術
★ 適用於地面式數位電視廣播系統之平行架構記憶體式快速傅立葉轉換處理器設計	★ 對於長解碼長度可降低其記憶體使用的低密度同位檢查碼解碼器設計
★ 單級降壓式功因修正轉換器之探索	★ 設計具誤差消除機制之串疊式三角積分調變器
★ 交換電容式類比電路良率提升之設計方法	★ 使用分級時序記憶實作視角無關手勢辨識問題
★ 部分平行低密度同為元檢查碼解碼器設計	★ 應用於無線通訊系統之同質性可組態記憶體式快速傅立葉處理器
★ 低記憶體需求及效能改善的低密度同位元檢查碼解碼器架構	★ 混合式加法器設計
★ 非線性鋰電池之充放電模型	★ 降壓型轉換器之控制在市電併聯型光伏系統

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

摘要
良率與可靠度是半導體產品的兩項重要因素，在製造過程中發生了一些外在情況而造成在製造過程中產生了一些缺陷，然而在CMOS IC中較為常見的是在MOS元件上閘氧化層上的問題，一般我們稱之為Defect (缺陷)，這個原因在IC剛被製造出來時很難被發現的，直到過了一段時間才會因為這個缺陷使得閘氧化層損毀使得電路的執行效率大大地減低，因此要如何提早發覺並且將其避免類似的情況發生就有不少方法出現，而在目前較有效率的方式Burn-in(燒烤)，這個方法就是將IC送進考箱裡利用高溫高壓的方示讓有缺陷的MOS電路提早損毀，如此一來便可以避免這些產品流入客戶的手中，但是這個方法不但提高了產品的成本也增加許多的測試時間。
還有另外的方式是使用傳統Iddq Test以及0-1 Test但是對於類比電路而言其實可能並不適用，因此我們採用另一種方式來測就是加高電壓的方式來對有缺陷的MOS加壓，再經我們的推導可以算出加壓的電壓與加壓時間為何，如此一來就可精確的判斷出沒有缺陷的MOS可以承受的時間為多長，而達不到這一時間的MOS則會損毀，這樣我們就可以不用花太多的時間與金錢來提高可靠度，因此我們選則PLL(Phase Clock Loop)作為本篇論文對類比電路採用加壓測試的電路，而PLL又可分為三種分別為線性鎖相迴路(Linear PLL)、數位式鎖相迴路(Digital PLL)以及全數位式鎖相迴路(ADPLL)，其中線性鎖相迴路為完全的類比電路所組成，全數位式鎖相迴路則為整個電路均是以數位為架構所成的電路，而我們這一次PLL所選用的是數位式鎖相迴路，這一種PLL的特點是在相位頻率偵測器由原先的類比電路架構改為數位電路架構其於的部份則均為類比電路，因此我們選用這一種型式的PLL便可加以驗證加壓測試方式可以對類比電路或數位電路均適用。

摘要(英)

Astract
Yield and reliability are two important factors of the semiconductor products, it produces some defects in the course of making to cause some external situations in the course of making, but comparatively a common one is that the floodgate on MOS component oxidizes one story of questions had in CMOS IC, generally we call that Defect (defect ), this reason is very difficult to be found when IC was just made out, can make floodgate oxidize one layer of damage make the execution efficiency of the circuit lower greatly by the defect until after a while, want how discover and prevent similar situation from is it have methods appear to take place it ahead of time, more efficient way Burn-in at present (roast), this method is to send IC to while testing the case and utilize the side of high-temperature high pressure to show and let defective MOS circuit be damaged ahead of time, can prevent these products from flowing into the customer’’s hands once coming so, but this method has not only raised the cost of the products also increases a lot of test time.
Other ways use traditional Iddq Test and 0-1 Test but but the speech may actually not be suitable for imitating the circuit, it is that a way with high voltage pressurize to defective MOS so we adopt another way to examine, and then by to is it can calculate voltage that pressurize and why it will be pressurization time to derive us, how long is the acceptable time of MOS without defect of very accurate judging so once coming, MOS not reaching this time will be damaged, in this way we needn’’t spend too much time and money raising the reliability , so we select PLL (Phase Clock Loop ) to adopt the circuit that pressurize and test in imitating the circuit as this page thesis, and it is linear phase locking return circuits respectively that PLL can be divided into three kinds (Linear PLL), several type phase locking return circuit (Digital PLL ) and location type phase locking return circuit (ADPLL ) totally, linear phase locking return circuit among them make up by complete simulation circuit, totally the location type phase locking return circuit regards digit as the circuit become of structure for the whole circuit, and we several type phase locking return circuit, this at phase place frequency detect examining device change it several circuit structure their from original simulation circuit structure to in kinds of the characteristics of PLL on part imitate by circuit, so PLL that we selected this kind of modelling for use can prove that it can be to imitating the circuit or the digit circuit suitably to pressurize to test the way .

關鍵字(中)

★ 鎖相迴路

關鍵字(英)

★ Relaiblity Enhanment
★ PLL

論文目次

Table of contents Page
Chapter1 INTRODUCTION 1
1.1 Motivation…………………………………………………… 2
1.2 Organization…………………………………………………. 3
Chapter2 BRACKGROUND 4
2.1 Physical Failure Mechanisms……………………………….. 4
2.2 Failure Mechanisms…………………………………………. 4
2.2.1 CMOS Gate-Oxide Reliability………………………………. 5
2.3 Defect Models……………………………………………...... 7
2.3.1 Hole-Induced (Reciprocal-Field) Breakdown Model……………………....................................................... 7
2.3.2 Thermochemical (Linear-Field) Breakdown Model………………………………………………………... 7
2.4 Extreme-Voltage Stress Tests………………………………... 8
2.5 Burn-in…….………………………………………………… 10
2.6 Extreme-Voltage Stress Tests with 1/E model…...………….. 12
2.6.1 Stress Time and Stress Voltage……………………………..... 12
2.6.2 Stress Test Vector Generation……………………………….. 13
Chapter3 PHASE LOCK LOOP ARCHITECTURE 15
3.1 PLL Architecture…………………………………………….. 15
3.2 Phase Frequency Detector......................................………….. 17
3.3 Charge Pump………….……………………………………... 22
3.4 Loop Filter…………………………………………………... 25
3.5 Voltage-Controlled-Oscillator(VCO)………………………... 27
3.6 Divider………………………………………………………. 31
3.7 System Simulation………...…..…………………………….. 32
Chapter4 STRESS TEST OF CMOS PLLS FOR RELIABILITY EEHANCEMENT 44
4.1 Conventional Stress Test:0-1 Tests and Iddq Tests………….. 34
4.2 Stressable Analysis of Dvdloped Stress Tests…………….…. 34
4.3 VCO…………………………………………………………. 43
4.4 Stress Vector for Stress PLL………...………………………. 45
4.5 Improvement………………………………………………… 48
Chapter5 SUMMARY and Future Work 52
5.1 Summary………….…………………………………………. 52
5.2 Future Research Work……………………………………...... 53

參考文獻

[1] D.E. Swanson, “Forty years and looking forward,” International Journal of Semiconductor, vol. 11, no. 1, January 1988.
[2] A. Christou, Integrating Reliability into Microelectronics Manufacturing, John Wiley & Sons, Chichester, 1994.
[3] Technology Roadmap for Integrated Circuits used in Critical Applications, [Online] Available http://www.sandia.gov/eqrc/critical/critical.html, September 1998.
[4] E.R. Hnatek, Integrated Circuit Quality and Reliability, 2nd Edition, Marcel Dekker, Inc., New York, 1995.
[5] C.F. Hawkins and J.M. Soden, “Electrical Characteristics and Testing Considerations for Gate Oxide Shorts in CMOS ICs,” Proc. International Test Conference, Philadelphia, PA, pp. 544-555, 1985.
[6] C.F. Hawkins and J.M. Soden, “Reliability and Electrical Properties of Gate Oxide Shorts in CMOS ICs,” Proc. International Test Conference, Washington, DC, pp. 443-451, 1986.
[7] M.H. Woods, “MOS VLSI Reliability and Yield Trends,” Proceedings of IEEE, vol.74, no. 12, pp.1715-1729, December 1986.
[8] T. Kim and W. Kuo, “Modeling Manufacturing Yield and Reliability,” IEEE Trans. on Semiconductor Manufacturing, Vol. 12, No. 4, pp. 485-492, November 1999.
[9] M. Syrzycki, “Modelling of Spot Defects in MOS transistors,” Proc. International Test Conference, Washington, DC, pp.148-157, 1987.
[10] P. Simon, J.M. Luchies, and W. Maly, “Identification of Plasma-Induced Damage Conditions in VLSI Designs,” IEEE Trans. on Semiconductor Manufacturing, vol. 13, no. 2, pp.136-144, May 2000.
[11] T. Brozek, V.R. Rao, A. Sridharan, J.D. Werking, Y.D. Chan, and C.R. Viswanathan, “Charge Injection Using Gate-Induced-Drain-Leakage Current for Characterization of Plasma Edge Damage in CMOS Devices,” IEEE Trans. on Semiconductor Manufacturing, vol. 11, no. 2, pp.211-216, May 1998.
[12] J.C. Lee, I. Chen, and C. Hu, “Modelling and Characterization of Gate Oxide Reliability,” IEEE Trans. on Electron Devices, vol. 35, no. 12, pp. 2268-2278, December 1988.
[13] K.F. Schuegraf and C. Hu, “Effects of Temperature and Defects on Breakdown Lifetime of Thin SiO2 at Very-Low Voltages,” Proc. IEEE International Reliability Physics Symp., San Jose, CA, pp.126-135, 1994.
[14] W. Kuo, W-T.K. Chien, and T. Kim, Reliability, Yield, and Stress Burn-in, A Unified Approach for Microelectronics Systems Manufacturing and Software Development, Kluwer Academic Publishers, Boston, 1998.
[15] T. Barrette, M. Stover and E. Sugasawara, “Evaluation of Early Failure Screening Methods,” Dig. of Papers, 1996 International Workshop on IDDQ Testing, Washington, DC, pp.14-17, 1996.
[16] R. Kawahara, O. Nakayama, and T. Kurasawa, “The Effectiveness of IDDQ and High Voltage Stress for Burn-in Elimination,” Dig. of Papers, International Workshop on IDDQ Testing, Washington, DC, pp.9-13, 1996.
[17] A.W. Righter, C.F. Hawkins, J.M. Soden, P. Maxwell, “CMOS IC Reliability Indicators and Burn-in Economics,” Proc. International Test Conference, Washington, DC, pp.194-203, 1998.
[18] T.Y.J. Chang and E.J. McCluskey, "SHOrt Voltage Elevation (SHOVE) Test," Dig. of Papers, IEEE International Workshop on IDDQ Testing, Washington, DC, pp. 45-49, 1996.
[19] M.A. Khalil and C.L. Wey, “High-Voltage Stress Test Paradigms of Analog CMOS ICs for Gate-Oxide Reliability Enhancement,” Proc. IEEE VLSI Test Symposium, pp. 333-338, 2001.
[20] MOSIS parametric test results at http://www.mosis.org/cgi-bin /cgiwrap/umosis/ swp/params/hp-amos14tb/t07k-params.txt
[21] M.A. Khalil, Extreme-Voltage Stress Test of Analog CMOS ICs for Gate-Oxide Reliability Enhancement,” Ph.D. Dissertation, Department of Electrical and Computer Engineering, Michigan State University, 2002.
[22] C.L. Henderson, Time Dependent Dielectric Breakdown of Semiconductor Reliability, IEEE, UK, 2002.
[23] D. L. Crook, “Method of Determining Reliability Screens for Time Dependent Reliability Breakdown,” Proc. IEEE International Reliability Physics Symposium, pp.1-4, 1979.
[24] M. Kimura, “Field and Temperature Acceleration Model for Time-Dependent Dielectric Breakdown,” IEEE Transactions on Electron Devices, Vol.46, No. 1, pp.220-229, Jan. 1999.
[25] T.Y.J. Chang and E.J. McCluskey, "SHOrt Voltage Elevation (SHOVE) Test for Weak CMOS ICs," Proc. VLSI Test Symposiums, pp. 446-451, 1997.
[26] R. Rajsuman, “Iddq testing for CMOS VLSI,” Proc. IEEE Volume 88, Issue 4, pp.544 – 568, 2000.
[27] M.A. Khalil and C.L. Wey, “Extreme-Voltage Stress Vector Generation of Analog CMOS ICs for Gate-Oxide Reliability Enhancement,” Proc. International Test Conference, Baltimore, MD, pp. 348-357, 2001.
[28] B.Razavi, Design of Analog CMOS Integrated Circuit, McGraw-Hill, 2001
[29] H.Y Huang, S.F Ho and L.W Huang,“A Wideband Programmable Spread-Spectrum Clock Generator,”Proc. Of VLSI Design/CAD Symposium, Taiwan, pp.9-48, 2005.
[30] H.B Lee, W.Y Chung (2001),“Research on the Design of Low Voltage CMOS Phase Locked Loops for Clock Generator,”CHUNG YUAN JOURNAL, Vol.29 , No.3, pp.293－301,2001
[31] M.A. Khalil, Extreme-Voltage Stress Test of Analog CMOS ICs for Gate-Oxide Reliability Enhancement,” Ph.D. Dissertation, Department of Electrical and Computer Engineering, Michigan State University, 2002.
[32] C.L. Wey, M.-Y. Liu, S. Quan, “Reliability Enhancement of CMOS SRAMs,” Proc. of IEEE International Workshop on Memory Technology, Design, and Testing (MTDT), Taipei, Taiwan, August 2005.
[33] P. Simon, J.M. Luchies, and W. Maly, “Identification of Plasma-Induced Damage Conditions in VLSI Designs,” IEEE Trans. on Semiconductor Manufacturing, vol. 13, no. 2, pp.136-144, May 2000.

指導教授

魏慶隆(Chin-Long Wey)

審核日期

2006-7-24

推文