中大機構典藏-NCU Institutional Repository-提供博碩士論文、考古題、期刊論文、研究計畫等下載:Item 987654321/10083
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 78852/78852 (100%)
Visitors : 37998488      Online Users : 742
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/10083


    Title: 馴變者:在實體實現上決定最佳佈局擺放位置的一個異質平台;VariTamer: A Heterogeneous Platform for Deciding the Best Layout Placement in Physical Implementation
    Authors: 何秋億;Chio-Yi Ho
    Contributors: 電機工程研究所
    Keywords: 異質平台;佈局擺放;製程變動;空間相關性;spatial correlation;heterogeneous platform;layout placement;process variation
    Date: 2007-07-04
    Issue Date: 2009-09-22 12:06:04 (UTC+8)
    Publisher: 國立中央大學圖書館
    Abstract: 隨著電晶體尺寸下降,且製程微縮至90 奈米以下,會帶來較劇烈的參數變動。 在未來SoC 設計時,類比EDA 的需求越來越重要。在晶圓廠製造過程中,因為經過相同的物理程序,所以電晶體間的參數變動會有某種程度的關聯性,此關聯性可用來改善良率。在本論文中,建構一個類比電路設計自動化異質平台,以MATLAB所架構,並整合了數種不同環境,包含了電路模擬器(Hspice), 工作站作業系統連線通訊協定(SSH)與檔案傳輸協定(Ftp),並以一個雙級運算放大器為範例,根據兩步驟的最佳化程序,考量空間相關性來決定佈局時電晶體最佳的佈局擺放位置。由模擬結果得知,本平台可找到對不同規格之最佳排法,有效地提升良率。 While MOS transistors continuously scale down in technologies below 90 nano-meter, they bring along larger parameter variability. Analog EDA is needed increasingly important in future SoC design. The parameter variation of all transistors should have certain correlations during IC manufacturing process because all of them are made from the common physical process and the correlations can be used for yield improvement. In this thesis, a heterogeneous platform of analog EDA, which is implemented on MATLAB, is provided by integration of several environments including the circuit simulator (Hspice), communication protocol via workstation OS (SSH) and file transfer protocol (Ftp). A two-stage OpAmp is used as an example circuit to demonstrate the performance of a proposed two-step optimization procedure for determination of best layout placement by spatial correlation. By the simulation results, the best layout placements with respect to the corresponding parameters can be given to improve the effective yield.
    Appears in Collections:[Graduate Institute of Electrical Engineering] Electronic Thesis & Dissertation

    Files in This Item:

    File SizeFormat


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明