中大機構典藏-NCU Institutional Repository-提供博碩士論文、考古題、期刊論文、研究計畫等下載:Item 987654321/10374
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 78937/78937 (100%)
Visitors : 39444461      Online Users : 327
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://ir.lib.ncu.edu.tw/handle/987654321/10374


    Title: 陣列MiM電容的自動化佈局;Automatic Layout Synthesis of Array-type MiM Capacitors
    Authors: 葉竣翔;Chun-Hsiang Yeh
    Contributors: 電機工程研究所
    Keywords: 自動化佈局;空間相關性;Spatial Correlation;Automatic Layout
    Date: 2008-07-07
    Issue Date: 2009-09-22 12:14:24 (UTC+8)
    Publisher: 國立中央大學圖書館
    Abstract: 隨著半導體製程的縮小,製程變動的問題是無法避免的。在晶圓製造過程中,所有元件經過相同的物理程序,因此參數變動會有某種程度的空間相關,較靠近的兩元件會有較小的參數變動。在類比電路自動化佈局中,則使用空間相關性來決定元件最佳的擺放位置,並依照繞線方式來增進所要求的匹配參數。本論文將提出兩種繞線Via-Less Channel Routing (VLCR)和Balanced-Via Channel Routing (BVCR)來完成佈局設計,並以一個陣列MiM電容的範例來展示通道繞線的成果。實驗過程中,先以Calibre來提取寄生參數再結合SPICE模擬不同電容比值、區段的情況。藉由模擬結果得知,在擺放位置決定之後,繞線將會帶來5%的不匹配,進而對效能有極大的影響。 As semiconductor technology continues to shrink, the problem of process variation is inevitable. The parameter variations should have certain spatial correlations during IC manufacturing process because all of devices are made from the common physical process. It is the closer the less for the spatial correlation of two devices. In analog-circuit layout automation, it is to determine the best layout placement of devices by considering spatial correlation and decide, in turn, the routing styles for improving the matching of desired parameters. In this thesis, two routing styles, via-less channel routing (VLCR) and balanced-via channel routing (BVCR), are proposed for completing the layout design. An example of array-type MiM capacitors is used to demonstrate the performance of the proposed channel router. In the experiment, the cases of different capacitance ratios in different segment units are considered and the evaluation of post-simulation is performed by SPICE conjunction with the parasitic parameter extractor Calibre. From the result, it is observed that routing might contribute extra up to 5 percent of mismatch after the placement determined. Routing results in the great effect on the desired performance.
    Appears in Collections:[Graduate Institute of Electrical Engineering] Electronic Thesis & Dissertation

    Files in This Item:

    File SizeFormat


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明