5 mW fully integrated K-band on-off keying receiver with -47.6 dBm sensitivity and 600 Mbit/s data rate in 90 nm CMOS

NCUIR > College of Electrical Engineering & Computer Science > Department of Electrical Engineering > journal & Dissertation > Item 987654321/106200

Please use this identifier to cite or link to this item: https://ir.lib.ncu.edu.tw/handle/987654321/106200

Title:	5 mW fully integrated K-band on-off keying receiver with -47.6 dBm sensitivity and 600 Mbit/s data rate in 90 nm CMOS
Authors:	邱煥凱;Chiou, H.-K.;Chien, K.-H.
Contributors:	資訊電機學院電機工程學系
Keywords:	Amplification;amplitude shift keying;binary sequences;bit rate 600 Mbit/s;CMOS;compensation;DC offset compensation circuit;detector circuits;Electronics;field effect MIMIC;field effect MMIC;fully integrated K‐band on‐off keying receiver;K‐band OOK receiver;low noise amplifiers;Low pass filters;low power consumption;low‐power electronics;microwave receivers;millimetre wave receivers;MMIC amplifiers;On-Off Keying;power 9.5 mW;pseudorandom binary sequence 29–1 pattern;random sequences;RC lowpass filter;Receivers;single‐to‐differential envelop detector;size 90 nm;three‐stage variable gain amplifier;TSMC CMOS process;two‐stage wideband low‐noise amplifier;Variable gain;Wideband;wideband amplifiers;Wireless communications
Date:	2016-06-23
Issue Date:	2026-04-23 13:13:08 (UTC+8)
Publisher:	Institution of Engineering and Technology;The Institution of Engineering and Technology
Abstract:	摘要： A K-band on–off keying (OOK) receiver implemented in tsmcTM 90 nm CMOS process is proposed. The proposed OOK receiver consists of a two-stage wideband low-noise amplifier, a single-to-differential envelop detector with RC lowpass filter and a 62.6 dB three-stage variable gain amplifier and DC offset compensation circuit. The OOK receiver achieved a sensitivity of −47.6 dBm at 600 Mbit/s data rate under a pseudo-random binary sequence 29–1 pattern. The receiver consumes a low power of 9.5 mW, which minimum average power is only 15.86 nW at the input power of −47.6 dBm. The chip area including test pads is 1 × 0.81 mm2. 出版者： The Institution of Engineering and Technology 出版日期： 2016-06-23 出處： Electronics letters, 2016-06, Vol.52 (13), p.1175-1177 資源來源： Wiley Online Library Journals [OA] Open Access 版權： The Institution of Engineering and Technology 版權： 2020 The Institution of Engineering and Technology 識別號： ISSN: 0013-5194 識別號： ISSN: 1350-911X 識別號： EISSN: 1350-911X 識別號： DOI: 10.1049/el.2016.0880
Appears in Collections:	[Department of Electrical Engineering] journal & Dissertation

Files in This Item:

File	Description	Size	Format
index.html		0Kb	HTML	17	View/Open

社群 sharing

Loading...