中大學術數位典藏-NCU Institutional Repository-提供博碩士論文、考古題、期刊論文、研究計畫等下載:Item 987654321/106220
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 94201/94201 (100%)
Visitors : 81686049      Online Users : 3975
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: https://ir.lib.ncu.edu.tw/handle/987654321/106220


    Title: A 0.6-V 1.6-GHz 8-phase all digital PLL using multi-phase based TDC
    Authors: 鄭國興;Tu, Yo-Hao;Huang, Hong-Yi;Cheng, Kuo-Hsing;Liu, Jen-Chieh;Hu, Chang-Chien
    Contributors: 資訊電機學院電機工程學系
    Keywords: all-digital phase-locked loop (ADPLL);digital controlled oscillator (DCO);low supply voltage;multi-phase outputs;time amplifier (TA);time-to-digital converter (TDC)
    Date: 2015-12-22
    Issue Date: 2026-04-23 13:14:08 (UTC+8)
    Publisher: The Institute of Electronics, Information and Communication Engineers (IEICE);The Institute of Electronics, Information and Communication Engineers
    Abstract: 摘要: This paper proposes an 8-phase all-digital phase-locked loop (ADPLL) for a low supply voltage application. The proposed multi-phase digitally controlled oscillator (MP-DCO) employs two sub-feedback loops at high operational frequencies. The proposed multi-phase-based time-to-digital converter (MP-TDC) uses the multi-phase scheme, which reduces its area, and uses a time amplifier to extend the timing resolution. With a low supply voltage, the DCO and the sense-amplifier based delay flip-flop (SA-DFF) use bulk-controlled techniques to improve the performance at high operational frequencies and setup/hold times, respectively. When the ADPLL output is 1.6 GHz at 0.6 V, the RMS and peak-to-peak jitters are 3.8 ps and 33.7 ps, respectively. The power consumption and core area are 9.1 mW at 1.6 GHz and 0.036 mm2 in a 90 nm CMOS process, respectively. Thus, this clock generator is useful for low power systems.
    其他題名: IEICE Electron. Express
    出版者: The Institute of Electronics, Information and Communication Engineers
    出版日期: 2016
    出處: IEICE Electronics Express, 2016, Vol.13(2), pp.20150950-20150950
    版權: 2016 by The Institute of Electronics, Information and Communication Engineers
    識別號: ISSN: 1349-2543
    識別號: ISSN: 1349-9467
    識別號: EISSN: 1349-2543
    識別號: EISSN: 1349-9467
    識別號: DOI: 10.1587/elex.12.20150950
    Appears in Collections:[Department of Electrical Engineering] journal & Dissertation

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML29View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明