中大學術數位典藏-NCU Institutional Repository-提供博碩士論文、考古題、期刊論文、研究計畫等下載:Item 987654321/106223
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 94201/94201 (100%)
Visitors : 81668658      Online Users : 3601
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: https://ir.lib.ncu.edu.tw/handle/987654321/106223


    Title: A 0.6-V 800-MHz all-digital phase-locked loop with a digital supply regulator
    Authors: 鄭國興;Cheng, Kuo-Hsing;Liu, Jen-Chieh;Huang, Hong-Yi
    Contributors: 資訊電機學院電機工程學系
    Keywords: All-digital PLL (ADPLL);CMOS;Critical path;Digital;digital controlled varactor (DCV);digital loop filter (DLF);digital supply regulator (DSR);Jitter;Low voltage;Noise measurement;Oscillators;Phase locked loops;Power consumption;Power demand;Regulators;Time measurements;Timing;Varactors;Voltage
    Date: 2012-12-01
    Issue Date: 2026-04-23 13:14:14 (UTC+8)
    Publisher: Institute of Electrical and Electronics Engineers Inc.;New York: IEEE
    Abstract: 摘要: This paper proposes an ultra-low-voltage all-digital phase-locked loop (ADPLL) with a digital supply regulator (DSR). The DSR maintains an RMS jitter for a 280-MHz output signal of less than 0.55% when a 100-kHz to 100-MHz supply noise is produced on a digitally controlled oscillator (DCO). The DCO uses the two-step timing resolution of a digitally controlled varactor to achieve the high timing resolution. The proposed digital loop filter can reduce the area cost and critical path using the double-edge trigger technique. For a low supply voltage, the DCO and the time-to-digital converter use bulk-controlled techniques to increase the highest operating frequency and timing resolution, respectively. When the ADPLL output is 800 MHz at 0.6 V, the power consumption and core area are 656 μW and 0.02 mm 2 , respectively, in a 90-nm CMOS process.
    其他題名: TCSII
    出版者: New York: IEEE
    出版日期: 2012-12-01
    出處: IEEE transactions on circuits and systems. II, Express briefs, 2012-12, Vol.59 (12), p.888-892
    資源來源: IEEE Electronic Library (IEL)
    版權: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Dec 2012
    識別號: ISSN: 1549-7747
    識別號: EISSN: 1558-3791
    識別號: DOI: 10.1109/TCSII.2012.2231021
    識別號: CODEN: ICSPE5
    Appears in Collections:[Department of Electrical Engineering] journal & Dissertation

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML30View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明