A 4 � 4 MIMO-OFDM baseband receiver with 160 MHz bandwidth for indoor gigabit wireless communications

NCU Institutional Repository > 資訊電機學院 > 電機工程學系 > 期刊論文 > Item 987654321/106246

請使用永久網址來引用或連結此文件: https://ir.lib.ncu.edu.tw/handle/987654321/106246

題名:	A 4 � 4 MIMO-OFDM baseband receiver with 160 MHz bandwidth for indoor gigabit wireless communications
作者:	蔡佩芸;Tsai, Pei-Yun;Lo, Po-Cheng;Shih, Fong-Jay;Jau, Wen-Ji;Huang, Meng-Yuan;Huang, Zheng-Yu
貢獻者:	資訊電機學院電機工程學系
關鍵詞:	Architecture;Bandwidth;Bandwidths;Channels;Constellations;Detectors;Indoor;Orthogonal Frequency Division Multiplexing;Receivers;Wireless communication
日期:	2015-12-01
上傳時間:	2026-04-23 13:14:49 (UTC+8)
出版者:	Institute of Electrical and Electronics Engineers Inc.;New York: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
摘要:	摘要： This paper presents the design and implementation of a 4 [Formula Omitted] 4 multiple-input multiple-output orthogonal frequency division multiplexing (MIMO-OFDM) baseband receiver for indoor high-throughput wireless communication systems. The receiver uses bandwidths of 40, 80, and 160 MHz that correspond to three operation modes of 128, 256, and 512-point FFT, respectively. Four spatial streams are supported to offer the maximum uncoded data rate of 2.6 Gbps. Channel pre-processing based on sorted QR decomposition and the non-constant K-best soft-output MIMO detector are adopted to enhance the system performance. The addressing scheme for the QR phase memory is proposed to deal with the processing-time discrepancy between the write-in and read-out accesses. The high-throughput pipelined architecture for the non-constant K-best soft-output MIMO detector with selected discard-paths is analyzed to show a balance between performance and complexity. This receiver IC integrates 1.034 M logic gates as well as a total of 835 Kb SRAM in 90 nm CMOS technology and can generate hard output for 64-QAM constellation. The coded system performance is also provided with the soft-output MIMO detection. From the measurement results, the power consumption of the chip is 424 mW, 97 mW, and 26 mW at 1.16 V, 0.8 V and 0.66 V, respectively, for operations in 160 MHz, 80 MHz, and 40 MHz bandwidth modes. Compared to the prior works for 80 MHz channel bandwidth, this work supports wider channel bandwidth and achieves higher throughput. 出版者： New York: The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 出版日期： 2015-12-01 出處： IEEE transactions on circuits and systems. I, Regular papers, 2015-12, Vol.62 (12), p.2929-2939 資源來源： IEEE Xplore 版權： Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2015 識別號： ISSN: 1549-8328 識別號： EISSN: 1558-0806 識別號： DOI: 10.1109/TCSI.2015.2495740
顯示於類別:	[電機工程學系] 期刊論文

文件中的檔案:

檔案	描述	大小	格式	瀏覽次數
index.html		0Kb	HTML	19	檢視/開啟

在NCUIR中所有的資料項目都受到原著作權保護.

社群 sharing

資料載入中.....