中大學術數位典藏-NCU Institutional Repository-提供博碩士論文、考古題、期刊論文、研究計畫等下載:Item 987654321/106452
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 94274/94274 (100%)
Visitors : 82915322      Online Users : 2297
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: https://ir.lib.ncu.edu.tw/handle/987654321/106452


    Title: A self-repair technique for content addressable memories with address-input-free writing function
    Authors: 李進福;Lai), 賴駿凱(Chun-Kai;Huang), 黃瑜真(Yu-Jen;Li), 李進福(Jin-Fu
    Contributors: 資訊電機學院電機工程學系
    Keywords: Applied sciences;Coders;Computer aided manufacturing;Content addressable;Delay;Design engineering;Electronics;Encoders;Exact sciences and technology;Faults;Integrated circuits;Integrated circuits by function (including memories and processors);Priorities;Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices;Storage and reproduction of information;Testing, measurement, noise and reliability
    Date: 2013-05-01
    Issue Date: 2026-04-23 13:22:56 (UTC+8)
    Publisher: Institute of Information Science;Taipei: 社團法人中華民國計算語言學學會
    Abstract: 摘要: This paper proposes a simple and effective built-in self-repair (BISR) scheme for content addressable memories (CAMs) with address-input-free writing function. A programmable built-in self-test (BIST) circuit is designed to generate different March-like test algorithms which can cover typical random access memory faults and comparison faults. A reeonfigurable priority encoder is proposed to skip faulty words of a defective CAM. The delay penalty incurred by the reeonfigurable priority encoder is regardless of the number of used spare rows. Analysis and simulation results show that the proposed BISR scheme can efficiently improve the reliability of the CAM. The area cost of the BISR design is only about 4.87% for a 256x128 bit CAM with 7 spare words.
    出版者: Taipei: 社團法人中華民國計算語言學學會
    出版日期: 2013-05-01
    出處: Journal of Information Science and Engineering, 2013-05, Vol.29 (3), p.493-507
    資源來源: 中文電子期刊服務 CEPS: Chinese Electronic Periodical Services
    版權: 2014 INIST-CNRS
    識別號: ISSN: 1016-2364
    識別號: DOI: 10.6688/JISE.2013.29.3.6
    Appears in Collections:[Department of Electrical Engineering] journal & Dissertation

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML23View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明