A SoC integrating ADC and 2DDWT for video/image processing

NCU Institutional Repository > 資訊電機學院 > 電機工程學系 > 期刊論文 > Item 987654321/106455

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: https://ir.lib.ncu.edu.tw/handle/987654321/106455

题名:	A SoC integrating ADC and 2DDWT for video/image processing
作者:	蔡宗漢;TSAI, Tsung-Han;YI, Shu-Chung;HSIEH, Chin-Fa
贡献者:	資訊電機學院電機工程學系
关键词:	ADC;Architecture;Architecture (computers);Chips;Circuit boards;Design engineering;Design standards;discrete wavelet transform;pipeline;Processors;Stores
日期:	2016-03-01
上传时间:	2026-04-23 13:23:03 (UTC+8)
出版者:	Maruzen Co., Ltd/Maruzen Kabushikikaisha;The Institute of Electronics, Information and Communication Engineers
摘要:	摘要： The memory issue plays a very important role for the performance evaluation of a design of 2-Dimensional Discrete Wavelet Transform (2DDWT). A traditional 2DDWT architecture generally needs DRAM to store the input pixel and memory to store temporary results between the row and column processors. In this article, we present a system on a chip (SoC) for video/image processing. The chip integrates an analog-to-digital converter (ADC) with a highly efficient-memory 2DDWT. The latter one contains two main components only: a row processor and a column processor. With this integrated chip plus the use of feedback shift registers (FSR) in the column processor, the architecture we propose can disuse the DRAM and reduce the memory. The pipelined technique is also utilized in the proposed 2DDWT to shorten the critical path to an adder delay. Our architecture outperforms the existing architectures in that it uses less memory size and has low control complexity. It needs only a 2N register instead of a 3.5N register of traditional architectures for a one-level 2DDWT of the 5/3 Lifting-based Discrete Wavelet Transform (LDWT) in an N x N image. Our 2DDWT architecture is coded in VerilogHDL and the Synopsys Design Compiler is employed to synthesize the design with the standard-cell from TSMC 0.18 µm cell library for verification. The ADC is designed by a full-custom methodology, plays as an IP of the SoC. With the integrated SoC, based on the mix-mode design flow, the proposed work requires no external memory, which accordingly reduces the power consumption by memory access and 20 I/O PADs, it also reduces the printed circuit board (PCB) size. Moreover, the proposed SoC supports the resolution of 10 bits and can easily integrate further with the CMOS image sensor (CIS) or other IPs. This, then, completes a single chip and which is ready for a real-time wavelet-based video coding. 其他題名： IEICE Trans. Electron. 出版者： The Institute of Electronics, Information and Communication Engineers 出版日期： 2016-01-01 出處： IEICE Transactions on Electronics, 2016/03/01, Vol.E99.C(3), pp.415-426 資源來源： J-STAGE Free 版權： 2016 The Institute of Electronics, Information and Communication Engineers 識別號： ISSN: 1745-1353 識別號： ISSN: 0916-8524 識別號： EISSN: 1745-1353 識別號： DOI: 10.1587/transele.E99.C.415
显示于类别:	[電機工程學系] 期刊論文

文件中的档案:

档案	描述	大小	格式	浏览次数
index.html		0Kb	HTML	12	检视/开启

在NCUIR中所有的数据项都受到原著作权保护.

社群 sharing

数据加载中.....