中大學術數位典藏-NCU Institutional Repository-提供博碩士論文、考古題、期刊論文、研究計畫等下載:Item 987654321/106587
English  |  正體中文  |  简体中文  |  全文笔数/总笔数 : 94274/94274 (100%)
造访人次 : 82915435      在线人数 : 2328
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
搜寻范围 查询小技巧:
  • 您可在西文检索词汇前后加上"双引号",以获取较精准的检索结果
  • 若欲以作者姓名搜寻,建议至进阶搜寻限定作者字段,可获得较完整数据
  • 进阶搜寻


    jsp.display-item.identifier=請使用永久網址來引用或連結此文件: https://ir.lib.ncu.edu.tw/handle/987654321/106587


    题名: Design of a shift-and-add based hardware accelerator for color space conversion
    作者: 陳慶瀚;Li, Shih-An;Chen, Ching-Yi;Chen, Ching-Han
    贡献者: 資訊電機學院資訊工程學系
    关键词: Chromosomes;Circuit design;Co-design;Color;Computer Graphics;Computer Science;Design techniques;Embedded systems;Field programmable gate arrays;Flexibility;Floating point arithmetic;Genetic algorithms;Hardware;Image processing;Image Processing and Computer Vision;Microprocessors;Multimedia Information Systems;Mutation;Pattern Recognition;Pipeline design;Signal,Image and Speech Processing;Software;Special Issue;Systems design;Video;Video compression
    日期: 2015-06-26
    上传时间: 2026-04-23 13:30:21 (UTC+8)
    出版者: Springer Verlag;Berlin/Heidelberg: Springer Berlin Heidelberg
    摘要: 摘要: In this paper, a Nios II processor based hardware/software co-design architecture with high expandability and development flexibility is proposed. The architecture integrates a pipelined color space converter (CSC), hardware accelerator (HA), and a LCD touch module (LTM) HA, which facilitates a high-speed implementation of RGB to YCbCr color space conversion with a real-time image display. To avoid the inefficiency of CSC circuit architecture due to massive floating-point multiplication operations in the conversion formulae, a GA-based evolutionary technique is used to realize the fast multiplierless CSC hardware architecture. Meanwhile, a pipeline design method is further applied to enhance the maximum operating frequency in circuit design. As compared to the commonly used floating-point based CSC architecture, the pipelined CSC HA in this paper has excellent advantages of low-complexity and high speed. After the mechanism is integrated into a system-on-a-programmable-chip (SOPC), the maximum operating frequency reached 168.12 MHz. That is, in every 0.11 s, the color space conversion can process a 512 × 512 image. This excellent result is practical to the fast development of different kind of image/video processing systems.
    其他題名: J Real-Time Image Proc
    出版者: Berlin/Heidelberg: Springer Berlin Heidelberg
    出版日期: 2015-06-01
    出處: Journal of real-time image processing, 2015-06, Vol.10 (2), p.193-206
    版權: Springer-Verlag Berlin Heidelberg 2013
    版權: Springer-Verlag Berlin Heidelberg 2013.
    識別號: ISSN: 1861-8200
    識別號: EISSN: 1861-8219
    識別號: DOI: 10.1007/s11554-013-0324-7
    显示于类别:[資訊工程學系] 期刊論文

    文件中的档案:

    档案 描述 大小格式浏览次数
    index.html0KbHTML18检视/开启


    在NCUIR中所有的数据项都受到原著作权保护.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明