中大學術數位典藏-NCU Institutional Repository-提供博碩士論文、考古題、期刊論文、研究計畫等下載:Item 987654321/106695
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 94201/94201 (100%)
Visitors : 81629626      Online Users : 4776
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: https://ir.lib.ncu.edu.tw/handle/987654321/106695


    Title: Broadband complementary metal-oxide semiconductor phase shifter with 6-bit resolution based on all-pass networks
    Authors: 傅家相;Li, Hsiao-Yun;Fu, Jia-Shiang
    Contributors: 資訊電機學院電機工程學系
    Keywords: all‐pass networks;Broadband;broadband complementary metal‐oxide semiconductor phase shifter;broadband networks;frequency 2.19 GHz to 2.82 GHz;internal switched capacitors;loss 14.6 dB;mean square error methods;Metal oxide semiconductors;metal‐oxide semiconductor process;minimum‐root ‐mean‐square phase error;MOSFET;multistage all‐pass networks;Networks;Noise levels;Phase error;phase shifter design;Phase shifters;Semiconductors;switched capacitor networks;Switching theory
    Date: 2015-01-01
    Issue Date: 2026-04-23 13:36:38 (UTC+8)
    Publisher: Institution of Engineering and Technology;The Institution of Engineering and Technology
    Abstract: 摘要: Multi-stage all-pass networks can be used to realise broadband phase shifters with low phase error. In this study, single-stage and two-stage all-pass networks with internal switched capacitors are investigated. Potentials and limitations of using the all-pass networks with internal switched capacitors for phase shifter design are examined. On the basis of the single-stage and two-stage all-pass networks, a fully-differential digital phase shifter with 6-bit resolution is designed. The digital phase shifter is implemented using a 0.18-μm complementary metal-oxide semiconductor process. The chip area is 2.80 × 1.75 mm2. Measurement results show that minimum root-mean-square phase error of 2° is achieved from 2.19 to 2.82 GHz, which translates into a bandwidth (BW) of 25%. The average insertion loss is 14.6 dB at the design frequency of 2.4 GHz. Over the entire BW, the return loss is greater than 9.2 dB and the amplitude error is within ±1 dB.
    出版者: The Institution of Engineering and Technology
    出版日期: 2015-08-20
    出處: IET microwaves, antennas & propagation, 2015-08, Vol.9 (11), p.1144-1151
    資源來源: Wiley Online Library Open Access
    版權: The Institution of Engineering and Technology
    版權: 2015 The Institution of Engineering and Technology
    識別號: ISSN: 1751-8725
    識別號: EISSN: 1751-8733
    識別號: DOI: 10.1049/iet-map.2014.0687
    Appears in Collections:[Department of Electrical Engineering] journal & Dissertation

    Files in This Item:

    File Description SizeFormat
    index.html0KbHTML10View/Open


    All items in NCUIR are protected by copyright, with all rights reserved.

    社群 sharing

    ::: Copyright National Central University. | 國立中央大學圖書館版權所有 | 收藏本站 | 設為首頁 | 最佳瀏覽畫面: 1024*768 | 建站日期:8-24-2009 :::
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - 隱私權政策聲明